US4308509A — Filter circuit utilizing charge transfer device

Claim 1

Independent Claim 267 words

A filter circuit comprising: a charge transfer device; clock signal drive circuit means including means for supplying a clock signal to said charge transfer device; said charge transfer device including a plurality of successive capacitive storage means for sequentially holding a charge level representing a time sampled input signal, each of said capacitive storage means having a first clocking electrode for receiving said clock signal so that said charge level is transferred from one to another of said capacitive storage means in succession in response to said clock signal; a predetermined plurality of said plurality of capacitive storage means each including respective first and second capacitive portions, said respective first and second capacitive portions being connected in parallel with each other for said transfer from the respective capacitive storage means to another of said capacitive storage means, said respective first and second capacitive portions having a selected capacitive ratio; each of said first capacitive portions having a respective one of said first clocking electrodes for receiving said clock signal, and said second capacitive portions having respective second clocking electrodes; a first connection point connected to a predetermined number of said second clocking electrodes; a second connection point connected to a remaining number of said second clocking electrodes; said clock signal drive circuit means further including first and second clock driver circuits operated in synchronism with said clock signal and connected to said first and second connection points, respectively; current detecting means for detecting currents flowing through said first and second clock driver circuits, respectively, and output means for compounding the detected currents and deriving an output signal.

Claim 2

Dependent Claim 267 words

A filter circuit comprising: a charge transfer device; clock signal drive circuit means including means for supplying a clock signal to said charge transfer device; said charge transfer device including a plurality of successive capacitive storage means for sequentially holding a charge level representing a time sampled input signal, each of said capacitive storage means having a first clocking electrode for receiving said clock signal so that said charge level is transferred from one to another of said capacitive storage means in succession in response to said clock signal; a predetermined plurality of said plurality of capacitive storage means each including respective first and second capacitive portions, said respective first and second capacitive portions being connected in parallel with each other for said transfer from the respective capacitive storage means to another of said capacitive storage means, said respective first and second capacitive portions having a selected capacitive ratio; each of said first capacitive portions having a respective one of said first clocking electrodes for receiving said clock signal, and said second capacitive portions having respective second clocking electrodes; a first connection point connected to a predetermined number of said second clocking electrodes; a second connection point connected to a remaining number of said second clocking electrodes; said clock signal drive circuit means further including first and second clock driver circuits operated in synchronism with said clock signal and connected to said first and second connection points, respectively; current detecting means for detecting currents flowing through said first and second clock driver circuits, respectively, and output means for compounding the detected currents and deriving an output signal.

Claim 3

Dependent Claim 138 words

A filter circuit according to claim 1; wherein said first clock driver circuit includes first and second complementary transistors, each having first, second and control electrodes, said control electrodes of the first and second transistors being commonly connected for being driven in synchronism by said clock signal and said first electrodes thereof being commonly connected to said first connection point; said second clock driver circuit includes third and fourth complementary transistors, each having first, second and control electrodes, said control electrodes of the third and fourth transistors being commonly connected for being driven in synchronism by said clock signal and said first electrodes of the third and fourth transistors being commonly connected to said second connection point; and said current detecting means being effective to detect currents flowing through said second electrodes of said first and third transistors.

Claim 4

Dependent Claim 31 words

A filter circuit according to claim 2; wherein said complementary transistors are bipolar transistors each having a base, an emitter and a collector respectively constituting said control, first and second electrodes.

Claim 5

Dependent Claim 16 words

A filter circuit according to claim 3; wherein said complementary transistors both operate in active regions.

Claim 6

Dependent Claim 31 words

A filter circuit according to claim 2; wherein said complementary transistors are field-effect transistors each having a gate, a source and a drain respectively constituting said control, first and second electrodes.

Claim 7

Dependent Claim 62 words

A filter circuit according to claim 2; wherein said output means includes capacitive means connected to said second electrode of said first transistor and also to said second electrode of said third transistor, said capacitive means being charged and discharged in response to both currents flowing through said first and third transistors; and said output signal being derived from said capacitive means.

Claim 8

Dependent Claim 46 words

A filter circuit according to claim 6; wherein said first and second clock driver circuits include another capacitive means connected to at least one of said first electrodes of said first and third transistors, said other capacitive means having a capacitance effective to provide DC compensation.

Claim 9

Dependent Claim 41 words

A filter circuit according to claim 2; wherein said output means comprises current to voltage converting means connected to said second electrodes of said first and third transistors; and a differential amplifier connected to said converting circuit for compounding voltages therefrom.

Claim 10

Dependent Claim 68 words

A filter circuit according to claim 2; wherein said current detecting means comprises a current mirror circuit including an input active device and an output active device, said current flowing through said first transistor being supplied to said input active device and a current in proportion to the current through said input active device flowing through said output active device as a detected current of said first transistor.

Claim 11

Dependent Claim 69 words

A filter circuit according to claim 9, wherein said current detecting means comprises another current mirror circuit including an input active device and an output active device, said current flowing through said third transistor being supplied to said input active device and a current in proportion to the current flowing through said input active device flowing through said output active device as a detected current of said third transistor.

Claim 12

Dependent Claim 60 words

A filter circuit according to claim 2; wherein said clock signal is composed of two phase clock signals; said first mentioned clocking electrode of each of said capacitive storage means receives one of said two phase clock signals; and each of said first and second clock driver circuits is operated in synchronism with one of said two phase clock signals.

Claim 13

Dependent Claim 44 words

A filter circuit according to claim 1; wherein said first clock driver circuit is operated in synchronism with one of said two phase clock signals; and said second clock driver circuit is operated in synchronism with the other of said two phase clock signals.

Claim 14

Dependent Claim 134 words

A charge transfer device according to claim 1; wherein each of said capacitive storage means comprises a capacitor having two electrodes, one of said two electrodes being said clocking electrode and the other of said two electrodes being a non-clocking electrode; and further comprising a plurality of transfer transistors of the same polarity, each of said transfer transistors being provided for controlling the transfer of charge from a respective one of said capacitors to a succeeding one of said capacitors and each having a control electrode, an input electrode and an output electrode, said transfer transistors being connected in series at their input and output electrodes, and said non-clocking and clocking electrodes of each of said capacitors being connected to the input and control electrodes; respectively, of a related one of the transfer transistors.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	1984-12-28	1985-06-29	1985-12-29	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	1988-12-28	1989-06-29	1989-12-29	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	1992-12-28	1993-06-29	1993-12-29	$7700.00	Window Closed / Lapsed

Filter circuit utilizing charge transfer device

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag