US4302838A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus for synchronizing an input signal with a time multiplexed signal
Assignee: AT&T Inc
•
Filing: 1980-03-03
•
Granted: 1981-11-24
•
Expires: 2000-03-03
Abstract
Abstract Bandwidth is a precious resource in a communication system. High frequency signals, for example, video signals, typically require a relatively large bandwidth. One means for reducing bandwidth is by way of time compression multiplexing wherein signals may be stored a short period of time, compressed in time and then transmitted over a communication path. The subject signal processor may time compress and time synchronize an input signal with a time multiplexed signal. In a first arrangement, responsive to a time delay difference between the signals (215), a first frequency signal (220) is used to modulate (230) the input signal (210). The modulated signal is extended through a dispersive filter (260) for introducing a delay to the input signal, the delay for synchronizing same with the time multiplexed signal. The synchronized output of the dispersive filter may be extracted by an envelope detector (270) for extension to an output terminal (280). In a second arrangement, the input signal may be modulated by a variable chirp signal (220). The modulated (230) input signal is then extended through a dispersive filter (260) and an envelope detector (270) for jointly time compressing and time synchronizing the input signal with the time multiplexed signal.
Inventors
- 👤 Kai Y. Eng
- 👤 Barin G. Haskell
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 06:17
CPC Classifications
H; H04; H04J; H04J3/00; H04J3/18
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
146 words
A signal processor including an input terminal (210) adapted to receive an input signal, means for synchronizing said input signal with a time multiplexed signal, and means for extending said synchronized input signal to an output terminal (280) and characterized in that said signal processor further comprises: means (220) responsive to a delay control signal, said control signal extended from a control terminal (215) for identifying a determinable relationship between said input signal and said multiplexed signal, for providing a signal of first frequency; means (230) for modulating said input signal with said first frequency signal; means (260) responsive to said modulated signal for introducing a first delay to said modulated signal; and means (270) responsive to said delay introduced signal for extracting said input signal and for extending said input signal to said output terminal whereby said input signal is synchronized to said multiplexed signal.
Claim 2
Dependent Claim
146 words
A signal processor including an input terminal (210) adapted to receive an input signal, means for synchronizing said input signal with a time multiplexed signal, and means for extending said synchronized input signal to an output terminal (280) and characterized in that said signal processor further comprises: means (220) responsive to a delay control signal, said control signal extended from a control terminal (215) for identifying a determinable relationship between said input signal and said multiplexed signal, for providing a signal of first frequency; means (230) for modulating said input signal with said first frequency signal; means (260) responsive to said modulated signal for introducing a first delay to said modulated signal; and means (270) responsive to said delay introduced signal for extracting said input signal and for extending said input signal to said output terminal whereby said input signal is synchronized to said multiplexed signal.
Claim 3
Dependent Claim
32 words
The signal processor defined in claim 1 wherein said signal modulating means includes: multiplier means (230) responsive to said input signal and to said first frequency signal for providing said modulated signal.
Claim 4
Dependent Claim
17 words
A signal processor defined in claim 1 wherein said first delay introducing means includes a dispersive filter.
Claim 5
Dependent Claim
154 words
A signal processor including an input terminal (210) adapted to receive an input signal, means for compressing said input signal, and means for extending said compressed input signal to an output terminal (280) and characterized in that said signal processor further comprises: means (200) for time compressing said input signal and for synchronizing said compressed signal with a time multiplexed signal, said compressing and synchronizing means including means (220) responsive to a delay control signal detected at a control terminal (215) for providing a third, variable frequency signal, means (230) for modulating said input signal with said variable frequency signal; means (260) responsive to said modulated signal for introducing a third, variable delay to said modulated signal; and means (270) responsive to said delay introduced signal for extracting a time compressed replica of said input signal and for extending said replica to said output terminal, said replica being synchronized to said time multiplexed signal.
Claim 6
Dependent Claim
154 words
A signal processor including an input terminal (210) adapted to receive an input signal, means for compressing said input signal, and means for extending said compressed input signal to an output terminal (280) and characterized in that said signal processor further comprises: means (200) for time compressing said input signal and for synchronizing said compressed signal with a time multiplexed signal, said compressing and synchronizing means including means (220) responsive to a delay control signal detected at a control terminal (215) for providing a third, variable frequency signal, means (230) for modulating said input signal with said variable frequency signal; means (260) responsive to said modulated signal for introducing a third, variable delay to said modulated signal; and means (270) responsive to said delay introduced signal for extracting a time compressed replica of said input signal and for extending said replica to said output terminal, said replica being synchronized to said time multiplexed signal.
Claim 7
Dependent Claim
46 words
The signal processor defined in claim 4 wherein said variable frequency signal providing means includes a chirp signal source and wherein said signal modulating means includes multiplier means (230) responsive to said input signal and to said variable frequency chirp signal for providing said modulated signal.
Claim 8
Dependent Claim
17 words
The signal processor defined in claim 4 wherein said variable delay introducing means includes a dispersive filter.
References Cited (Backward Citations)
US3697682A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1984-11-23 | 1985-05-25 | 1985-11-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1988-11-23 | 1989-05-25 | 1989-11-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1992-11-23 | 1993-05-25 | 1993-11-24 | $7700.00 | Window Closed / Lapsed |