← Back to Patent Explorer
US4298843A Expired / Lapsed US ⏱️ 0.0 years remaining

Stabilized DC amplifier

Assignee: CENTURY FLIGHT SYSTEMS Inc A TX CORP
•
Filing: 1979-06-15
•
Granted: 1981-11-03
•
Expires: 1999-06-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A pressure responsive system includes a piezoresistive transducer (10) mounted in a housing (20) with the temperature of the housing and the transducer maintained by heater (22). Operating characteristics of the transducer (10) are normalized by a normalization circuit (18) that interconnects the output of the transducer to a heater control (24). The heater control (24) generates a control signal to the heater (22). A signal varying with pressure is output from the normalization circuit (18) and applied to a DC stabilized gain stage (26) that is corrected for zero signal error and produces an amplification of the transducer output for application to a function generator (12). The function generator (12) converts an absolute pressure signal from the transducer (10) into a signal varying with pressure altitude for utilization in an autopilot system.

Inventors

  • 👤 John M. Nixon

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 00:25
CPC Classifications
H; H03; H03F; H03F1/00; H03F1/30; H03F1/303; G; G01; G01L; G01L9/00; G01L9/02; G01L9/06

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 96 words
A stabilized DC amplifier circuit, comprising: an amplifier, mixing means including first and second resistors connected to the input of said amplifier, sample and hold means, and switching means having a first position for connecting: (1) said first resistor to a reference source, and (2) the output of said amplifier to said sample and hold means; and having a second position for connecting: (1 ) said first resistor to the input signal, (2) said sample and hold means to the second resistor, and (3) disconnecting said sample and hold means from the output of said amplifier.
Claim 2
Dependent Claim 96 words
A stabilized DC amplifier circuit, comprising: an amplifier, mixing means including first and second resistors connected to the input of said amplifier, sample and hold means, and switching means having a first position for connecting: (1) said first resistor to a reference source, and (2) the output of said amplifier to said sample and hold means; and having a second position for connecting: (1 ) said first resistor to the input signal, (2) said sample and hold means to the second resistor, and (3) disconnecting said sample and hold means from the output of said amplifier.
Claim 3
Dependent Claim 126 words
A stablized DC amplifier circuit, comprising: an amplifier mixing means connected to an input of said amplifier, first sample and hold means, second sample and hold means, and switching means having a first position for connecting: (1) said mixing means to a reference source, (2) the output of said amplifier to said first sample and hold means, and (3) disconnecting the output of the amplifier from said second sample and hold means; and having a second position for connecting: (1) said mixing means to an input signal, (2) said first sample and hold means to said mixing means, (3) the output of said amplifier to said second sample and hold means, and (4) disconnecting said first sample and hold means from the output of said amplifier.
Claim 4
Dependent Claim 126 words
A stablized DC amplifier circuit, comprising: an amplifier mixing means connected to an input of said amplifier, first sample and hold means, second sample and hold means, and switching means having a first position for connecting: (1) said mixing means to a reference source, (2) the output of said amplifier to said first sample and hold means, and (3) disconnecting the output of the amplifier from said second sample and hold means; and having a second position for connecting: (1) said mixing means to an input signal, (2) said first sample and hold means to said mixing means, (3) the output of said amplifier to said second sample and hold means, and (4) disconnecting said first sample and hold means from the output of said amplifier.
Claim 5
Dependent Claim 29 words
A stabilized DC amplifier circuit as set forth in claim 2 including means for controlling the operating sequence of said switching means between the first and second positions thereof.
Claim 6
Dependent Claim 178 words
A stabilized DC amplifier circuit, comprising: an amplifier, mixing means connected to an input of said amplifier, first sample and hold means, second sample and hold means, and switching means including a first electronic switch having a first position for connecting said mixing means to a reference source and a second position for connecting said mixing means to an input signal, a second electronic switch having a first position for connecting the output of said amplifier to said first sample and hold means and a second position for disconnecting said first sample and hold means from the output of said amplifier, a third electronic switch having a first position for disconnecting said mixing means from said first sample and hold means and a second position for connecting said mixing means to said first sample and hold means, and a fourth electronic switch having a first position for disconnecting the output of said amplifier from said second sample and hold means and a second position for connecting the output of said amplifier to said second sample and hold means.
Claim 7
Dependent Claim 178 words
A stabilized DC amplifier circuit, comprising: an amplifier, mixing means connected to an input of said amplifier, first sample and hold means, second sample and hold means, and switching means including a first electronic switch having a first position for connecting said mixing means to a reference source and a second position for connecting said mixing means to an input signal, a second electronic switch having a first position for connecting the output of said amplifier to said first sample and hold means and a second position for disconnecting said first sample and hold means from the output of said amplifier, a third electronic switch having a first position for disconnecting said mixing means from said first sample and hold means and a second position for connecting said mixing means to said first sample and hold means, and a fourth electronic switch having a first position for disconnecting the output of said amplifier from said second sample and hold means and a second position for connecting the output of said amplifier to said second sample and hold means.
Claim 8
Dependent Claim 33 words
A stabilized DC amplifier circuit as set forth in claim 4 wherein said switching means includes means for time phasing the operation of said electronic switches between the first and second positions thereof.
Claim 9
Dependent Claim 35 words
A stabilized DC amplifier circuit as set forth in claim 4 wherein said switching means includes means for time phasing the operation of each of said electronic switches between the first to second positions thereof.
Claim 10
Dependent Claim 75 words
A stabilized DC amplifier circuit as set forth in claim 6 wherein said mixing means includes first and second resistors connected to the input of said amplifier, the first resistor alternately connected by the first electronic switch to the reference source in the first position and to an input signal in the second position, the second resistor connected by said third electronic switch when in the second position to said first sample and hold means.
Claim 11
Dependent Claim 67 words
A stabilized DC amplifier circuit as set forth in claim 7 wherein said first sample and hold means includes a capacitor for storing the output of said amplifier when the second electronic switch is in the first position thereof, and said second sample and hold means includes a capacitor for storing the output of said amplifier when the fourth electronic switch is in the second position thereof.
Claim 12
Dependent Claim 35 words
A stabilized DC amplifier circuit as set forth in claim 8 wherein said means for time phasing includes a clock generating timing pulses to logic for generating control pulses to each of said electronic switches.

References Cited (Backward Citations)

US3518563A Cited
US3694760A Cited
US3988689A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1984-11-02 1985-05-04 1985-11-03 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1988-11-02 1989-05-04 1989-11-03 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1992-11-02 1993-05-04 1993-11-03 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag