Patent US3891785A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4289982A Expired / Lapsed US ⏱️ 0.0 years remaining

Apparatus for programming a dynamic EPROM

Assignee: Motorola Solutions Inc
•
Filing: 1979-06-28
•
Granted: 1981-09-15
•
Expires: 1999-06-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An insulated-gate field-effect-transistor (IGFET) quasi-static decoder for programming an electronically-programmable read-only memory (EPROM) applies to the floating gate of selected memory devices a programming voltage. Prior to selection, each row and column conductor of the memory is latched at a first voltage. Precharge circuitry responsive to a single precharge pulse establishes an enabling voltage for unlatching a selected row and column. The selected row and column is then coupled via a switch to a source of programming voltage.

Inventors

  • 👤 Stephen L. Smith

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 10:41
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/06; G11C16/08; G11C16/24; H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/094; H03K19/096; H03K3/00; H03K3/02; H03K3/353; H03K3/356; H03K3/356017; H03K3/356052; H03K3/356069

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 106 words
A circuit for providing a programming signal from a first source of supply voltage to row or column conductors of an electronically programmable read-only-memory, comprising: first means associated with each of said conductors for latching each of said conductors at a voltage below that of said first source; second means associated with each of said conductors for establishing an enabling voltage with a single precharge pulse; first switching means coupled to said enabling voltage and responsive thereto for unlatching a selected one of said conductors; and third means associated with each of said conductors for coupling said first source to said selected one of said conductors.
Claim 2
Dependent Claim 106 words
A circuit for providing a programming signal from a first source of supply voltage to row or column conductors of an electronically programmable read-only-memory, comprising: first means associated with each of said conductors for latching each of said conductors at a voltage below that of said first source; second means associated with each of said conductors for establishing an enabling voltage with a single precharge pulse; first switching means coupled to said enabling voltage and responsive thereto for unlatching a selected one of said conductors; and third means associated with each of said conductors for coupling said first source to said selected one of said conductors.
Claim 3
Dependent Claim 58 words
A circuit according to claim 1 wherein said second means comprises: second switching means coupled between said first switching means and a second source of supply voltage for generating said enabling voltage; and first discharge means coupled between said first and second switching means for discharging said enabling voltage on all but said selected one of said conductors.
Claim 4
Dependent Claim 27 words
A circuit according to claim 2 where said third means comprises third switching means coupled between each of said conductors and said first source of supply voltage.
Claim 5
Dependent Claim 24 words
A circuit according to claim 3 further comprising voltage limiting means coupled between said first source of supply voltage and said third switching means.
Claim 6
Dependent Claim 45 words
A circuit according to claim 4 wherein said current limiting means comprises an insulated-gate field effect transistor of the depletion type having drain and gate electrodes coupled to said first source of supply voltage and having a source electrode coupled to said third switching means.
Claim 7
Dependent Claim 41 words
A circuit according to claim 4 further comprising fourth switching means coupled between said first and second switching means for discharging said enabling voltage on said selected one of said conductors after said selected one of said conductors has been unlatched.
Claim 8
Dependent Claim 35 words
A circuit according to claim 6 further comprising fifth switching means coupled between said first and fourth switching means for isolating said first switching means from said second switching means and said first discharge means.
Claim 9
Dependent Claim 52 words
A circuit according to claim 7 wherein said circuit receives PRECHARGE, PROGRAM and SELECT control signals and wherein said first switching means comprises a first field effect transistor having a gate coupled to said enabling voltage, a drain coupled to said SELECT signal and a source coupled to one of said conductors.
Claim 10
Dependent Claim 47 words
A circuit according to claim 8 wherein said second switching means comprises a second field effect transistor having a gate coupled to said PRECHARGE signal, a drain coupled to said second source of supply and a source coupled to the gate of said first field effect transistor.
Claim 11
Dependent Claim 43 words
A circuit according to claim 9 wherein said fourth switching means is a fourth field effect transistor having a drain coupled to the source of said second field effect transistor, a source coupled to ground and a gate coupled to said PROGRAM signal.
Claim 12
Dependent Claim 44 words
A circuit according to claim 10 wherein said third switching means comprises a third field effect transistor of the depletion type having source and gate electrodes coupled to said one of said conductors and having a drain electrode coupled to said voltage limiting means.
Claim 13
Dependent Claim 114 words
A circuit according to claim 11 wherein said first means comprises: a fifth insulated gate field effect transistor having source, drain and gate electrodes, said drain electrode coupled to said one of said conductors and said source coupled to ground; a sixth field effect transistor having source, drain and gate electrodes, said gate electrode coupled to said one of said conductors and said source electrode coupled to ground; and a seventh field effect transistor of the depletion type having a gate electrode coupled to its source electrode, to the gate electrode of said fifth transistor and to the drain electrode of said sixth transistor having a drain coupled to said second source of supply.

References Cited (Backward Citations)

DE2417972A1 Cited
US4094012A Cited
US4110842A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1984-09-14 1985-03-16 1985-09-15 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1988-09-14 1989-03-16 1989-09-15 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1992-09-14 1993-03-16 1993-09-15 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag