US4288764A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Signal processing devices
Assignee: UK Secretary of State for Defence
•
Filing: 1979-10-23
•
Granted: 1981-09-08
•
Expires: 1999-10-23
Abstract
Abstract A time delay and integrate signal processing device is provided to which, in use, a clock signal having a duty cycle which varies linearly with time at a predetermined rate is applied at an input. The number of delay stages in the path of signals from a plurality of input taps is determined in accordance with a predetermined function of the rate of change of the clock duty cycle. Embodiments of the invention may be employed to advantage in SONAR applications where signals are received from a plurality of transducers to scan a sector by constructive summation of signal returns. The predetermined function may be chosen to minimize distortion during a scan and so scanning may take place at a higher rate than with prior art devices enabling full coverage of the sector with good range resolution to be achieved with a single device.
Inventors
- 👤 Lip H. Ong
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 03:04
CPC Classifications
H; H03; H03H; H03H15/00; H03H15/02; H03H15/023; G; G01; G01S; G01S7/00; G01S7/52; G01S7/534; G10; G10K; G10K11/00; G10K11/18; G10K11/26; G10K11/34; G10K11/341; G11; G11C; G11C27/00; G11C27/04
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
161 words
A signal processing device comprising a plurality of input taps, a plurality of delay stages, and a clock signal input, said input taps being arranged to receive a plurality of signals, said delay stages being arranged in the path of signals from each input tap such that signal samples may be transferred from one stage of said delay stages to another stage of said delay stages in response to a clock signal applied at said clock signal input, said clock signal, in use, having a duty cycle which varies linearly with time at a predetermined rate, and the number of said stages in the path of said signals from each of said input taps being determined in accordance with the predetermined function: ##EQU3## where n is the number of input taps, x n is the number of delay stages in the path of signals from the nth input tap, and r is the rate of change of the clock duty cycle.
Claim 2
Dependent Claim
161 words
A signal processing device comprising a plurality of input taps, a plurality of delay stages, and a clock signal input, said input taps being arranged to receive a plurality of signals, said delay stages being arranged in the path of signals from each input tap such that signal samples may be transferred from one stage of said delay stages to another stage of said delay stages in response to a clock signal applied at said clock signal input, said clock signal, in use, having a duty cycle which varies linearly with time at a predetermined rate, and the number of said stages in the path of said signals from each of said input taps being determined in accordance with the predetermined function: ##EQU3## where n is the number of input taps, x n is the number of delay stages in the path of signals from the nth input tap, and r is the rate of change of the clock duty cycle.
Claim 3
Dependent Claim
197 words
A signal processing device comprising a plurality of input taps, a plurality of delay stages, and a clock signal input, said input taps being arranged to receive a plurality of signals, said delay stages being arranged in the path of signals from each input tap such that signal samples may be transferred from one stage of said delay stages to another stage of said delay stages in response to a clock signal applied at said clock signal input, there being a minimum difference of more than one in the number of delay stages in the path of signals from adjacent input taps, said clock signal, in use, having a duty cycle which varies linearly with time at a predetermined rate, and the number of said stages in the path of said signals from each of said input taps being determined in accordance with the predetermined function: ##EQU4## where n is the number of input taps, X n is the number of delay stages in the path of signals from the nth input tap, r is the rate of change of the clock duty cycle, and α is the desired minimum number of delay stages between input taps.
Claim 4
Dependent Claim
197 words
A signal processing device comprising a plurality of input taps, a plurality of delay stages, and a clock signal input, said input taps being arranged to receive a plurality of signals, said delay stages being arranged in the path of signals from each input tap such that signal samples may be transferred from one stage of said delay stages to another stage of said delay stages in response to a clock signal applied at said clock signal input, there being a minimum difference of more than one in the number of delay stages in the path of signals from adjacent input taps, said clock signal, in use, having a duty cycle which varies linearly with time at a predetermined rate, and the number of said stages in the path of said signals from each of said input taps being determined in accordance with the predetermined function: ##EQU4## where n is the number of input taps, X n is the number of delay stages in the path of signals from the nth input tap, r is the rate of change of the clock duty cycle, and α is the desired minimum number of delay stages between input taps.
References Cited (Backward Citations)
US4152678A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1984-09-07 | 1985-03-09 | 1985-09-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1988-09-07 | 1989-03-09 | 1989-09-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1992-09-07 | 1993-03-09 | 1993-09-08 | $7700.00 | Window Closed / Lapsed |