US4284953A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Character framing circuit
Assignee: Motorola Solutions Inc
•
Filing: 1979-06-13
•
Granted: 1981-08-18
•
Expires: 1999-06-13
Abstract
Abstract A digital logic circuit provides character framing for a continuous stream of synchronous serial data characters. The digital logic circuit includes a shift register arranged for serial loading and parallel unloading of the received serial data characters. The parallel unloading of a received character triggers control logic to force a control code prefix consisting of a series of logical "1"s with a trailing logical "0" into the individual shift register stages. Serial loading of the next serial data character results in successive shifts of the control code prefix through the shift register stages. Serial loading continues until the trailing logic "0" shifts into a "shift register full" stage and is detected by the control logic. Detection of a change of state in the "shift register full" stage causes parallel unloading of the received serial data character followed by another forcing of the control code prefix to reinitiate the parallel unloading sequence.
Inventors
- 👤 Edward C. Hepworth
- 👤 Rodney J. Means
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 12:49
CPC Classifications
H; H04; H04L; H04L7/00; H04L7/04; H04L7/041; H04L7/042; G; G11; G11B; G11B20/00; G11B20/10; G11B20/12; H04L25/00; H04L25/38; H04L25/40; H04L25/45
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
234 words
A digital system for receiving successive data characters transmitted as contiguous characters forming synchronous serial data which is a continuous sequence of digital data bits, said system comprising: (a) shift register means comprising a plurality of serially coupled shift register stages each, except for the last stage thereof, having an output connected to the input of the succeeding stage, and the first stage thereof being coupled to a source of said serial data, and each stage being coupled to a source of clock pulses, said clock pulses being synchronized with said digital data bits; (b) logic means for generating a control code prefix and for loading said control code prefix into one of said shift register stages; (c) means for shifting said control code prefix to a second one of said shift register stages and for coincidentially shifting serial data into said shift register means in synchronism with said source of clock pulses; (d) means for detecting said control code prefix in said second shift register stage and for generating a signal; (e) means responsive only to said signal for indicating that said serial data is occupying said shift register means as a received serial data character; and (f) control means coupled to said logic means and to said source of clock pulses and responsive to the occurrence of said signal for causing said logic means to generate and load said control code prefix.
Claim 2
Dependent Claim
234 words
A digital system for receiving successive data characters transmitted as contiguous characters forming synchronous serial data which is a continuous sequence of digital data bits, said system comprising: (a) shift register means comprising a plurality of serially coupled shift register stages each, except for the last stage thereof, having an output connected to the input of the succeeding stage, and the first stage thereof being coupled to a source of said serial data, and each stage being coupled to a source of clock pulses, said clock pulses being synchronized with said digital data bits; (b) logic means for generating a control code prefix and for loading said control code prefix into one of said shift register stages; (c) means for shifting said control code prefix to a second one of said shift register stages and for coincidentially shifting serial data into said shift register means in synchronism with said source of clock pulses; (d) means for detecting said control code prefix in said second shift register stage and for generating a signal; (e) means responsive only to said signal for indicating that said serial data is occupying said shift register means as a received serial data character; and (f) control means coupled to said logic means and to said source of clock pulses and responsive to the occurrence of said signal for causing said logic means to generate and load said control code prefix.
Claim 3
Dependent Claim
44 words
A digital system as recited in claim 1 wherein said received serial data character comprises a first bit and said control code prefix comprises a second bit at a fixed logic level in said shift register immediately preceding in time sequence said first bit.
Claim 4
Dependent Claim
36 words
A digital system as recited in claim 2 wherein said control code prefix further comprises at least one additional bit at a different fixed logic level adjacent to and preceding in time sequence said second bit.
Claim 5
Dependent Claim
32 words
A digital system as recited in claim 1 wherein said means for detecting comprises a first flip-flop for detecting when said serial data character is fully loaded in said shift register means.
Claim 6
Dependent Claim
38 words
A digital system as recited in claim 4 wherein said means for detecting further comprises a second flip-flop responsive to said first flip-flop for generating a reset signal for resetting said first flip-flop after said detection has occurred.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1984-08-17 | 1985-02-16 | 1985-08-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1988-08-17 | 1989-02-16 | 1989-08-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1992-08-17 | 1993-02-16 | 1993-08-18 | $7700.00 | Window Closed / Lapsed |