US4280133A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Video signal processing circuit
Assignee: Sony Corp
•
Filing: 1979-11-13
•
Granted: 1981-07-21
•
Expires: 1999-11-13
Abstract
Abstract A video signal processing circuit particularly suited for eliminating undesirable picture vibration in the stop-motion, or slow-motion mode of a video reproducing apparatus includes a source of a video signal, a delay line for delaying the video signal one line interval and thereby providing a delayed version of the video signal, a switching circuit connected with the source of the video signal and with the delay line for alternately applying the video signal and the delay version thereof to an output, and a control circuit connected to the switching circuit for causing the switching circuit to switch over at a sampling rate which is sufficient to sample the video signal a plurality of times during each line interval. One embodiment of the video signal processing circuit is adapted to process a digitized composite color video signal formed of digital words each composed of a predetermined number of bits which are processed in parallel form, and the sampling rate at which the switching circuit is switched over is identical with the rate at which the digital words are provided at the source of the video signal.
Inventors
- 👤 Tetsuro Kato
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 00:17
CPC Classifications
H; H04; H04N; H04N9/00; H04N9/79; H04N9/87; H04N9/873
Claims Analysis
Total Claims: 21
Claim 1
Independent Claim
128 words
A video signal processing circuit for processing a video signal comprised of field intervals each having a plurality of line intervals, said processing circuit comprising: a video signal input for said video signal; delay means connected with said input for delaying said video signal for a duration of a predetermined number of said line intervals, thereby providing a delayed version of said video signal; switching means connected with said input and said delay means for alternately applying said video signal and said delayed version thereof to an output terminal of the processing circuit; and means for causing said switching means to switch at a sampling rate sufficient to supply samples of said video signal and the delayed version thereof a plurality of times during each said line interval.
Claim 2
Dependent Claim
128 words
A video signal processing circuit for processing a video signal comprised of field intervals each having a plurality of line intervals, said processing circuit comprising: a video signal input for said video signal; delay means connected with said input for delaying said video signal for a duration of a predetermined number of said line intervals, thereby providing a delayed version of said video signal; switching means connected with said input and said delay means for alternately applying said video signal and said delayed version thereof to an output terminal of the processing circuit; and means for causing said switching means to switch at a sampling rate sufficient to supply samples of said video signal and the delayed version thereof a plurality of times during each said line interval.
Claim 3
Dependent Claim
71 words
A video signal processing circuit according to claim 1, wherein said switching means has an output coupled to said output terminal of the processing circuit and first and second inputs coupled to said video signal input and said delay means to receive said video signal and said delayed version thereof, respectively, and said switching means is operative to connect said output thereof alternately to said first and said second inputs thereof.
Claim 4
Dependent Claim
100 words
A video signal processing circuit according to claim 1, further comprising a sampling signal input terminal to receive a sampling signal; and means providing a switching signal of a first state for causing said switching means to apply said video signal to said output means and a switching signal of a second state for causing said switching means to apply said delayed version of the video signal to said output terminal, said means for providing the switching signal being responsive to said sampling signal to alternate, at said sampling rate, between said switching signals of said first and second states.
Claim 5
Dependent Claim
33 words
A video signal processing circuit according to claim 3, wherein said means for providing the switching signal includes a divide-by-two frequency divider coupled between said sampling signal input terminal and said switching means.
Claim 6
Dependent Claim
39 words
A video signal processing circuit according to claim 3, wherein said means for providing the switching signal includes logic means for controlling the switching of said switching means in accordance with a control signal applied to said logic means.
Claim 7
Dependent Claim
75 words
A video signal processing circuit according to claim 5, wherein said video signal is a digitized video signal formed of digital words each composed of a predetermined plurality of bits, said delay means and said switching means are adapted to process the bits of said digital words in parallel form, and the sampling rate of said sampling signal is identical with the rate of which said digital words are provided at said video signal input.
Claim 8
Dependent Claim
51 words
A video signal processing circuit according to claim 6, wherein said delay means includes a sequencing register to which said digital words are applied and from which said digital words are derived at a time delayed thereafter, and said sampling signal is applied to said register to control the sequencing thereof.
Claim 9
Dependent Claim
53 words
A video signal processing circuit according to claim 1, wherein said video signal is a digitized video signal formed of digital words each composed of a predetermined plurality of bits, and said delay means and said switching means are adapted to process the bits of each of said digital words in parallel form.
Claim 10
Dependent Claim
47 words
A video signal processing circuit according to claim 1, wherein said video signal input includes filter means receiving a composite television signal comprising luminance and chrominance components and operative to separate said components from each other, and said video signal is constituted by the separated luminance component.
Claim 11
Dependent Claim
116 words
A video signal processing circuit according to claim 9, further comprising phase inverting means connected with said filter means for receiving the separated chrominance component therefrom and thereby providing a phase-inverted version of the chrominance component; additional switching means connected with said filter means and with said phase inverter means for selectively applying said chrominance component and said phase-inverted version thereof to said output terminal of the processing circuit to be combined with the processed separated luminance component; and means for controlling said additional switching means to selectively apply said chrominance component and said phase-inverted version thereof in accordance with the relation of the phase of said chrominance component to the phase of a reference signal.
Claim 12
Dependent Claim
197 words
A video signal processing circuit for processing a composite color video signal consisting of at least one field interval having a plurality of line intervals each containing a line synchronizing signal, said at least one field interval being either of an odd or an even type, said composite color video signal in each said line interval being formed of a chrominance component and a luminance component, said video signal processing circuit comprising: a video input for said composite color video signal; separating means for separating said chrominance component and said luminance component; means acting on said chrominance component and applying the latter to an output terminal of the video processing circuit; delay means for delaying said luminance component for a duration of a predetermined number of said line intervals, thereby providing a delayed version of said luminance component; switching means for alternately applying said luminance component and said delayed version thereof to said output terminal to be combined with said chrominance component; and means for causing said switching means to switch at a sampling rate sufficient to supply samples of said luminance component and the delayed version thereof a plurality of times during each said line interval.
Claim 13
Dependent Claim
197 words
A video signal processing circuit for processing a composite color video signal consisting of at least one field interval having a plurality of line intervals each containing a line synchronizing signal, said at least one field interval being either of an odd or an even type, said composite color video signal in each said line interval being formed of a chrominance component and a luminance component, said video signal processing circuit comprising: a video input for said composite color video signal; separating means for separating said chrominance component and said luminance component; means acting on said chrominance component and applying the latter to an output terminal of the video processing circuit; delay means for delaying said luminance component for a duration of a predetermined number of said line intervals, thereby providing a delayed version of said luminance component; switching means for alternately applying said luminance component and said delayed version thereof to said output terminal to be combined with said chrominance component; and means for causing said switching means to switch at a sampling rate sufficient to supply samples of said luminance component and the delayed version thereof a plurality of times during each said line interval.
Claim 14
Dependent Claim
93 words
A video signal processing circuit according to claim 11, wherein said separating means includes a digital comb filter having a delay line with an input thereof connected to receive said composite color video signal and an output from which a delayed version of said composite color video signal is provided, subtractive combining means for subtractively combining said composite color television signal with said delayed version thereof to form said chrominance component, and additive combining means for additively combining said composite color television signal with said delayed version thereof to from said luminance component.
Claim 15
Dependent Claim
112 words
A video signal processing circuit according to claim 11, wherein said means acting on said chrominance component includes phase-inverting means connected with said separating means for receiving said separated chrominance component therefrom and thereby providing a phase-inverted version of said separated chrominance component; additional switching means connected with said separating means and with said phase inverting means for selectively applying said separated chrominance component and said phase-inverted version thereof to said processed output terminal; and means for controlling said additional switching means to selectively apply said chrominance component and said phase-inverted version thereof in accordance with the relation of the phase of said chrominance component to the phase of a reference signal.
Claim 16
Dependent Claim
91 words
A video signal processing circuit according to claim 13, wherein said means for controlling said additional switching means includes command signal generator means, responsive to the phase of said chrominance component and to the phase of said reference signal, for furnishing to said additional switching means a phase-inverting command signal having a first state when the phase of said chrominance component and the phase of said reference signal are aligned, and having a second state when the phase of said chrominance component and the phase of said reference signal are non-aligned.
Claim 17
Dependent Claim
109 words
A video signal processing circuit according to claim 11, wherein said means for causing said switching means to switch includes a sampling signal input terminal to receive a sampling signal; and means providing a switching signal of a first state for causing said switching means to apply said luminance component to said output means and a switching signal of a second state for causing said switching means to apply said delayed version of the luminance component to said output terminal, said means for providing the switching signal being responsive to said sampling signal to alternate, at said sampling rate, between said switching signals of said first and second states.
Claim 18
Dependent Claim
33 words
A video signal processing circuit according to claim 15, wherein said means for providing the switching signal includes a divide-by-two frequency divider coupled between said sampling signal input terminal and said switching means.
Claim 19
Dependent Claim
40 words
A video signal processing circuit according to claim 15, wherein said means for providing the switching signal includes logic means for controlling the switching of said switching means in accordance with an interpolating command signal applied to said logic means.
Claim 20
Dependent Claim
48 words
A video signal processing circuit according to claim 17, wherein said means for providing the switching signal further includes interpolating command signal generator means for generating said interpolating command signal in accordance with the relative times of occurrence of said line synchronizing signal and a reference synchronizing signal.
Claim 21
Dependent Claim
100 words
A video signal processing circuit according to claim 18, wherein said interpolating command signal generator provides an interpolating command signal of a first sense when said line synchronizing signal and said reference synchronizing signal are coincident, and provides an interpolating command signal of a second sense when said line synchronizing signal and said reference synchronizing signal are non-coincident, said logic means being operative to inhibit the switching of said switching means in response to said interpolating command signal of said first sense and being operative to permit such switching in response to said interpolating command signal of said second sense.
References Cited (Backward Citations)
US3919716A
Cited
US3886589A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1984-07-20 | 1985-01-19 | 1985-07-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1988-07-20 | 1989-01-19 | 1989-07-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1992-07-20 | 1993-01-19 | 1993-07-21 | $7700.00 | Window Closed / Lapsed |