← Back to Patent Explorer
US4275359A Expired / Lapsed US ⏱️ 0.0 years remaining

MOS FET Amplifier

Assignee: Sony Corp
•
Filing: 1979-04-04
•
Granted: 1981-06-23
•
Expires: 1999-04-04
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A MOS-type FET (field effect transistor) amplifier includes a pair of P-channel and N-channel output stage MOS-type FETs which are ON-OFF controlled by a pulse signal and an inductive load. Each reverse current caused by the inductive load is shunted by a diode connected between the drain and source of each of the MOS-type FETs. An additional pair of diodes are provided in the drain-source circuits of the MOS-type FETs so as to prevent each reverse current flowing through respective substrates of the MOS-type FETs.

Inventors

  • 👤 Tadao Yoshida
  • 👤 Tadao Suzuki

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 11:34
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/04; H03K17/041; H03K17/0416; H03K17/04163; H03K5/00; H03K5/01; H03K5/02; H03K5/023

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 346 words
A MOS-type FET amplifier comprising: (A) a DC voltage source having first and second terminals; (B) a first MOS-type FET having gate, source and drain electrodes; (C) a second MOS-type FET having gate, source and drain electrodes; (D) pulse signal source means for supplying a pair of drive signals to the gate electrodes of said first and second FETs with the same phase relation to each other; (E) first circuit means for connecting the source and drain electrodes of said first FET between the first terminal of said DC voltage source and an output terminal; (F) second circuit means for connecting the source and drain electrodes of said second FET between the second terminal of said DC voltage source and said output terminal; (G) third circuit means consisting of a first diode having anode and cathode electrodes and for connecting the anode and cathode thereof between said output terminal and the first terminal of said DC voltage source; (H) fourth circuit means consisting of a second diode having anode and cathode electrodes and for connecting the anode and cathode thereof between the second terminal of said DC voltage source and said output terminal; (I) low pass filter means connected to said output terminal so as to flow a forward current and a reverse current to a load in response to the drive signal from said pulse signal source means; (J) fifth circuit means consisting of a third diode having anode and cathode electrodes and connecting the anode and cathode thereof between the first terminal of said DC voltage source and said output terminal in series with the source and drain circuit of said first FET so as to prevent the reverse current from flowing through said first FET; and (K) sixth circuit means consisting of a fourth diode having anode and cathode electrodes and connecting the anode and cathode thereof between the second terminal of DC voltage source and said output terminal in series with the drain source circuit of said second FET so as to prevent the reverse current from flowing through said second FET.
Claim 2
Dependent Claim 346 words
A MOS-type FET amplifier comprising: (A) a DC voltage source having first and second terminals; (B) a first MOS-type FET having gate, source and drain electrodes; (C) a second MOS-type FET having gate, source and drain electrodes; (D) pulse signal source means for supplying a pair of drive signals to the gate electrodes of said first and second FETs with the same phase relation to each other; (E) first circuit means for connecting the source and drain electrodes of said first FET between the first terminal of said DC voltage source and an output terminal; (F) second circuit means for connecting the source and drain electrodes of said second FET between the second terminal of said DC voltage source and said output terminal; (G) third circuit means consisting of a first diode having anode and cathode electrodes and for connecting the anode and cathode thereof between said output terminal and the first terminal of said DC voltage source; (H) fourth circuit means consisting of a second diode having anode and cathode electrodes and for connecting the anode and cathode thereof between the second terminal of said DC voltage source and said output terminal; (I) low pass filter means connected to said output terminal so as to flow a forward current and a reverse current to a load in response to the drive signal from said pulse signal source means; (J) fifth circuit means consisting of a third diode having anode and cathode electrodes and connecting the anode and cathode thereof between the first terminal of said DC voltage source and said output terminal in series with the source and drain circuit of said first FET so as to prevent the reverse current from flowing through said first FET; and (K) sixth circuit means consisting of a fourth diode having anode and cathode electrodes and connecting the anode and cathode thereof between the second terminal of DC voltage source and said output terminal in series with the drain source circuit of said second FET so as to prevent the reverse current from flowing through said second FET.
Claim 3
Dependent Claim 31 words
A MOS-type FET amplifier according to claim 1, in which said first MOS-type FET is of a P-channel conductivity type and said second MOS-type FET is of an N-channel conductivity type.
Claim 4
Dependent Claim 32 words
A MOS-type FET amplifier according to claim 2, in which the anode and cathode of said third diode are connected between the drain of said P-channel FET and said output terminal, respectively.
Claim 5
Dependent Claim 32 words
A MOS-type FET amplifier according to claim 3, in which the cathode and anode of said fourth diode are connected between the drain of said N-channel FET and said output terminal, respectively.
Claim 6
Dependent Claim 59 words
A MOS-type FET amplifier according to claim 4, in which said low pass filter means comprises a series connection of an inductor and a capacitor, one free end of said inductor being connected to said output terminal, one free end of said capacitor being connected to a reference point and the connecting point therebetween being connected to said load.
Claim 7
Dependent Claim 49 words
A MOS-type FET amplifier according to claim 5, in which said pulse signal source means includes: (A) a first complementary pair of drive transistors for driving the gate of said first FET; and (B) a second complementary pair of drive transistors for driving the gate of said second FET.

References Cited (Backward Citations)

US3976955A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1984-06-22 1984-12-22 1985-06-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1988-06-22 1988-12-22 1989-06-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1992-06-22 1992-12-22 1993-06-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag