← Back to Patent Explorer
US4264880A Expired / Lapsed US ⏱️ 0.0 years remaining

Signal generator for producing pulse signals for a remote control

Assignee: Panasonic Holdings Corp
•
Filing: 1978-11-29
•
Granted: 1981-04-28
•
Expires: 1998-11-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A signal generator for producing a pulse width modulated signal for highly reliable remote controlling. Binary signals (2 0 to 2 3 ) are coupled into respective input terminals of a shift register (8) having a predetermined number of flip-flop stages (FF 21-FF 24), producing a serial output pulse train having a specified number of pulses comprising broader pulses and narrower pulses. The output pulse train from the output terminal (Q24) of the last stage (FF 24) is coupled to an output pulse generating circuit (11) for pulse width modulation, and an inverted output from the other output terminal (Q24) is coupled into the first stage input terminal (D21) of the shift register (8), thereby producing a pulse train consisting of a combination of a first part and a second part, the second part having an opposite relation between its broader pulses and narrower pulses to that of the first part. Thus, the time interval for the total pulse train consisting of the first part and the second part is constant regardless of the contents of the input binary signal.

Inventors

  • 👤 Kazumi Kawashima
  • 👤 Yoshikazu Tsuboi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 16:28
CPC Classifications
H; H03; H03J; H03J9/00; H03K; H03K7/00; H03K7/08

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 75 words
A signal generator comprising: a shift register into which an input signal including a preset number of bits is coupled to produce a serial output signal at an output terminal thereof, a means for feeding another serial signal which is inverse to said serial output signal to an input terminal of a first stage of said shift register, and a pulse width modulation means for modulating a carrier with output signals from said output terminal.
Claim 2
Dependent Claim 75 words
A signal generator comprising: a shift register into which an input signal including a preset number of bits is coupled to produce a serial output signal at an output terminal thereof, a means for feeding another serial signal which is inverse to said serial output signal to an input terminal of a first stage of said shift register, and a pulse width modulation means for modulating a carrier with output signals from said output terminal.
Claim 3
Dependent Claim 94 words
A signal generator comprising: a shift register of parallel input serial output type into input terminals of which an input signal including a preset number of bits is to be put to produce a serial output signal at an output terminal thereof, a connection for feeding another serial signal which is of opposite polarity to said serial output signal to an input terminal of a first stage of said shift register, and an output pulse generator which generates output pulses of broader and narrower widths responding to the output signals of said shift register.
Claim 4
Dependent Claim 94 words
A signal generator comprising: a shift register of parallel input serial output type into input terminals of which an input signal including a preset number of bits is to be put to produce a serial output signal at an output terminal thereof, a connection for feeding another serial signal which is of opposite polarity to said serial output signal to an input terminal of a first stage of said shift register, and an output pulse generator which generates output pulses of broader and narrower widths responding to the output signals of said shift register.
Claim 5
Dependent Claim 178 words
A signal generator comprising: shift register means having plural stages and parallel inputs, one coupled to each stage thereof, for receiving a multi-bit parallel input signal having a predetermined number of bits corresponding to the number of stages of said shift register and for providing a serial output signal at a first output thereof and an inverted serial output signal at a second output thereof; means for coupling said inverted serial output signal to the first stage of said shift register; and pulse width modulation means for providing an output signal having a pulse width modulated bits responsive to the serial output signal of said shift register means, whereby the output signal of said pulse width modulator is a multi-bit serial signal of fixed length having first and second groups of pulses, each group containing a number of pulses equal to the number of stages of said shift register means and parallel input bits, each bit of the second group corresponding to a bit of the first group and having a pulse width that is inversely proportional thereto.
Claim 6
Dependent Claim 178 words
A signal generator comprising: shift register means having plural stages and parallel inputs, one coupled to each stage thereof, for receiving a multi-bit parallel input signal having a predetermined number of bits corresponding to the number of stages of said shift register and for providing a serial output signal at a first output thereof and an inverted serial output signal at a second output thereof; means for coupling said inverted serial output signal to the first stage of said shift register; and pulse width modulation means for providing an output signal having a pulse width modulated bits responsive to the serial output signal of said shift register means, whereby the output signal of said pulse width modulator is a multi-bit serial signal of fixed length having first and second groups of pulses, each group containing a number of pulses equal to the number of stages of said shift register means and parallel input bits, each bit of the second group corresponding to a bit of the first group and having a pulse width that is inversely proportional thereto.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1984-04-27 1984-10-27 1985-04-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1988-04-27 1988-10-27 1989-04-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1992-04-27 1992-10-27 1993-04-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag