← Back to Patent Explorer
US4251815A Expired / Lapsed US ⏱️ 0.0 years remaining

Signal-envelope display system for a digital oscilloscope

Assignee: Tektronix Inc
•
Filing: 1979-09-18
•
Granted: 1981-02-17
•
Expires: 1999-09-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A signal-envelope display system for a digital oscilloscope includes a memory for storing minimum and maximum signal values in adjacent storage locations, an address counter for sequentially addressing the memory, and a control circuit for selecting the least significant bit of the address count signal arriving at the memory from the least significant bit of the address count signal, a fixed logical low, or a fixed logical high to there by select every address location of the memory, or only the even locations, or only the odd locations over a given count cycle. The values retrieved from memory are converted to analog values and a vector generator connects the analog values to provide connected minimum and maximum values, connected maximum values, and connected minimum values for display. A signal-envelope display is provided by superposing the three displays.

Inventors

  • 👤 Thomas P. Dagostino

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 19:33
CPC Classifications
G; G01; G01R; G01R13/00; G01R13/20; G01R13/22; G01R13/34

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 8 words
A display system for a digital oscilloscope, comprising:
Claim 2
Dependent Claim 8 words
A display system for a digital oscilloscope, comprising:
Claim 3
Dependent Claim 42 words
a waveform memory for storing minimum and maximum signal amplitude values in adjacent addressable storage locations. means for addressing said memory to selectively retrieve said minimum and maximum values; and means responsive to said retreived values for providing a display signal therefrom.
Claim 4
Dependent Claim 42 words
a waveform memory for storing minimum and maximum signal amplitude values in adjacent addressable storage locations. means for addressing said memory to selectively retrieve said minimum and maximum values; and means responsive to said retreived values for providing a display signal therefrom.
Claim 5
Dependent Claim 50 words
A display system in accordance with claim 1 wherein said means for addressing said memory comprises an address counter for providing a binary address count signal and control circuit means for controlling the least significant bit of said address count signal to thereby control address selection of said storage locations.
Claim 6
Dependent Claim 55 words
A display system in accordance with claim 2 wherein said control circuit means comprises switch means interposed between said address counter and said memory for selecting between a least significant bit of said binary address count signal, a fixed logical low, and a fixed logical high as the least significant bit applied to said memory.
Claim 7
Dependent Claim 35 words
A display system in accordance with claim 3 wherein said control circuit means further comprises a logic control circuit, and said switch means comprises a pair of NAND gates controllable by said logic control circuit.
Claim 8
Dependent Claim 24 words
A display system in accordance with claim 1 wherein said means for providing a display signal comprises a digital-to-analog converter and a vector generator.
Claim 9
Dependent Claim 69 words
A display system for a digital oscilloscope, comprising: a waveform memory containing minimum and maximum signal amplitude values representative of the envelope of a waveform; means for selectively retrieving the minimum values, the maximum values, or a combination of both minimum and maximum values; and means responsive to said retrieved values for regenerating minimum-value waveforms and maximum-value waveforms for superposition on a display device to provide an envelope display.
Claim 10
Dependent Claim 69 words
A display system for a digital oscilloscope, comprising: a waveform memory containing minimum and maximum signal amplitude values representative of the envelope of a waveform; means for selectively retrieving the minimum values, the maximum values, or a combination of both minimum and maximum values; and means responsive to said retrieved values for regenerating minimum-value waveforms and maximum-value waveforms for superposition on a display device to provide an envelope display.
Claim 11
Dependent Claim 38 words
A display system in accordance with claim 6 wherein said retrieving means comprises an address counter for producing a binary address count signal, and means for controlling the condition of the least significant bit of said count signal.

References Cited (Backward Citations)

US3872461A Cited
US3965419A Cited
US3968499A Cited
US4086579A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1984-02-17 1984-08-18 1985-02-17 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1988-02-17 1988-08-18 1989-02-17 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1992-02-17 1992-08-18 1993-02-17 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag