← Back to Patent Explorer
US4247941A Expired / Lapsed US ⏱️ 0.0 years remaining

Simulator for bit and byte synchronized data network

Assignee: Bull HN Information Systems Inc
•
Filing: 1979-06-28
•
Granted: 1981-01-27
•
Expires: 1999-06-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A data communication simulator system wherein the basic operational conditions of a bit and byte synchronized data network may be simulated by generation of a bit timing signal, a byte timing signal, data signals, and control and status indication signals. Manual as well as automatic testing modes are provided, the manual mode including a signal stepping control arranged to enable either full or half cycle operation.

Inventors

  • 👤 James C. Raymond

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 16:13
CPC Classifications
H; H04; H04L; H04L43/00; H04L43/50

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 113 words
Apparatus for simulating data communication signal conditions comprising: an oscillator for generating a clock signal; means for gating said clock signal to a communication terminal device, said gating means including a control switch and first timing means actuated by said control switch and responsive to a single cycle of said clock signal to transmit to said terminal device a positive-going signal transition followed by a negative-going signal transition; means for transmitting to said communication terminal device additional control signals synchronized with the positive-going transition of said gated clock signal; and means for receiving and displaying response signals transmitted from said terminal device in response to the negative-going transition of said gated clock signal.
Claim 2
Dependent Claim 113 words
Apparatus for simulating data communication signal conditions comprising: an oscillator for generating a clock signal; means for gating said clock signal to a communication terminal device, said gating means including a control switch and first timing means actuated by said control switch and responsive to a single cycle of said clock signal to transmit to said terminal device a positive-going signal transition followed by a negative-going signal transition; means for transmitting to said communication terminal device additional control signals synchronized with the positive-going transition of said gated clock signal; and means for receiving and displaying response signals transmitted from said terminal device in response to the negative-going transition of said gated clock signal.
Claim 3
Dependent Claim 102 words
The apparatus of claim 1 further comprising: second timing means selectively operable to inhibit the operation of said first timing means and responsive to actuation of said control switch and to a single cycle of said clock signal to transmit to said terminal device either a positive-going signal transition or a negative-going signal transition; whereby selection of said second timing means enables transmission of said gated clock signal and said control signals to said terminal device during one actuation of said control switch and receipt and display of said response signals from said terminal device during another actuation of said control switch.

References Cited (Backward Citations)

US3562710A Cited
US3599161A Cited
US3825901A Cited
US4048481A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1984-01-27 1984-07-28 1985-01-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1988-01-27 1988-07-28 1989-01-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1992-01-27 1992-07-28 1993-01-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag