← Back to Patent Explorer
US4241443A Expired / Lapsed US ⏱️ 0.0 years remaining

Apparatus for reducing a sampling frequency

Assignee: KDDI Corp
•
Filing: 1979-04-10
•
Granted: 1980-12-23
•
Expires: 1999-04-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An apparatus for reducing a sampling frequency which derives information with the bandwidth f B /N (N is an integer) having a sampling frequency of 2f B /N from an input FDM signal with a bandwidth up to f B having the sampling frequency 2f B has been found. The present apparatus comprises a pair of partial frequency reduction systems and a switch for alternately selecting the outputs of said partial frequency reduction systems to provide the output signal. Each of said partial frequency reduction systems comprises a DFT means for performing the discrete Fourier transform for every G sampling points (G is the multiple of N) to said input signal, a multiplication means for multiplying the predetermined frequency characteristics with the output of said DFT means, linear conversion means for linear conversion of the output of said multiplication means and for providing G/N number of data, and means for performing the inverse discrete Fourier transform to the output of said linear conversion means. The present invention reduces sampling frequency by performing a smaller number of multiplications than a prior art, thus, the structure of an apparatus can be simple.

Inventors

  • 👤 Hiroshi Sakaki
  • 👤 Sotokichi Shintani

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 20:07
CPC Classifications
H; H04; H04J; H04J4/00; H04J4/005; Y; Y10; Y10S; Y10S370/00; Y10S370/914

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 156 words
An apparatus for reducing a sampling frequency which derives information with a bandwidth up to f B /N having the sampling frequency 2f B/N , (N is an integer), from an input signal with a bandwidth up to f B having the sampling frequency 2f B , comprising; a pair of partial frequency reduction systems and a switch for alternately selecting the outputs of said partial frequency reduction systems to provide the output signal, each of said partial frequency reduction systems having DFT means for performing on G points the discrete Fourier transform (G is a multiple of N) of said input signal, a multiplication means for multiplying the predetermined frequency characteristics with the output of said DFT means, linear conversion means for linear conversion of the output of said multiplication means and for providing G/N number of data, and means for performing the inverse discrete Fourier transform to the output of said linear conversion means.
Claim 2
Independent Claim 156 words
An apparatus for reducing a sampling frequency which derives information with a bandwidth up to f B /N having the sampling frequency 2f B/N , (N is an integer), from an input signal with a bandwidth up to f B having the sampling frequency 2f B , comprising; a pair of partial frequency reduction systems and a switch for alternately selecting the outputs of said partial frequency reduction systems to provide the output signal, each of said partial frequency reduction systems having DFT means for performing on G points the discrete Fourier transform (G is a multiple of N) of said input signal, a multiplication means for multiplying the predetermined frequency characteristics with the output of said DFT means, linear conversion means for linear conversion of the output of said multiplication means and for providing G/N number of data, and means for performing the inverse discrete Fourier transform to the output of said linear conversion means.
Claim 3
Dependent Claim 43 words
The invention as defined in claim 1, wherein said linear conversion means for the linear conversion of the output of the multiplication means and for providing G/N number of data, comprises N number of adders each of which has G/N number of inputs.

References Cited (Backward Citations)

US3605019A Cited
US3912870A Cited
US4001510A Cited
US4021616A Cited
US4131766A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1983-12-23 1984-06-23 1984-12-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1987-12-23 1988-06-23 1988-12-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1991-12-23 1992-06-23 1992-12-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag