← Back to Patent Explorer
US4237447A Expired / Lapsed US ⏱️ 0.0 years remaining

Speed independent selector switch for digital communication networks

Assignee: Unisys Corp
•
Filing: 1979-05-02
•
Granted: 1980-12-02
•
Expires: 1999-05-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A speed independent selection switch designed for pipelined message transmission through digital communication networks. The selector routes a message from the input path to one of two output paths selected by the first bit of the message, that bit then being discarded.

Inventors

  • 👤 Becky J. Clark

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 20:03
CPC Classifications
H; H04; H04L; H04L49/00; H04L49/25; G; G06; G06F; G06F13/00; G06F13/38; G06F13/40; G06F13/4004; G06F13/4022; G06F15/00; G06F15/16; G06F15/163; G06F15/173; G06F15/17356; G06F15/17368; G06F15/17375; G06F15/17381; G06F15/76; G06F15/80; H04L49/10; H04L49/103; H04L49/15; H04L49/1515; H04L49/1546; H04L49/40

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 102 words
A selection switch for receiving signals from a node of a digital communication network and transmitting those signals to one of two other nodes, said switch comprising: a pair of switch circuits, each adapted to receive a set of said data signals; an address circuit to receive said data signals preceded by an address signal specifying which of two nodes is to be selected for subsequent transmission and to signal the corresponding one of said switch circuits; and said address circuit includes means to remove the first address bit of the address upon selection of one of the pair of switch circuits.
Claim 2
Dependent Claim 102 words
A selection switch for receiving signals from a node of a digital communication network and transmitting those signals to one of two other nodes, said switch comprising: a pair of switch circuits, each adapted to receive a set of said data signals; an address circuit to receive said data signals preceded by an address signal specifying which of two nodes is to be selected for subsequent transmission and to signal the corresponding one of said switch circuits; and said address circuit includes means to remove the first address bit of the address upon selection of one of the pair of switch circuits.
Claim 3
Dependent Claim 68 words
A selection switch according to claim 1 further including: a plurality of buffer circuits each connected to one of said switch circuits each of said buffer circuits including a two cell queue to receive a data bit from the switch means in the first cell and transfer that bit to the second cell only when the second cell is empty, such buffer circuit enabling pipelining through connected switches.
Claim 4
Dependent Claim 38 words
A selector switch according to claim 1 further including: a pair of end of message circuits, one for each of said switch circuits to receive an end of message signal subsequent to the receipt of a data signal.
Claim 5
Dependent Claim 34 words
A selection switch according to claim 3 further including: a clear circuit adapted to receive an acknowledge end of message signal from the selected node and to transmit that signal to the original node.

References Cited (Backward Citations)

US4167789A Cited
US3916380A Cited
US4032893A Cited
US4071908A Cited
US4110830A Cited
US4162535A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1983-12-02 1984-06-02 1984-12-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1987-12-02 1988-06-02 1988-12-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1991-12-02 1992-06-02 1992-12-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag