US4236229A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory cell with synthesized load resistors
Assignee: Texas Instruments Inc
•
Filing: 1978-07-19
•
Granted: 1980-11-25
•
Expires: 1998-07-19
Abstract
Abstract An MOS memory cell of the static type employs a pair of cross-coupled driver transistors forming a bistable circuit, with load resistors replaced by a pair of series coupling transistors connecting storage nodes to complementary precharged data lines. A two phase clock turns on the coupling transistors in sequence, for refresh, so an intermediate node is charged during a first phase and discharged into the storage nodes during the second phase. Both transistors are turned on at the same time for read or write operations.
Inventors
- 👤 Edward R. Caudel
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 16:27
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/41; G11C11/412; H; H10; H10B; H10B10/00; H10B10/12
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
305 words
A static self-refresh memory formed in a face of a semiconductor body, comprising: an array of rows and columns of memory cells wherein each cell includes a pair of driver transistors and first and second pairs of coupling transistors of the same channel conductivity type formed at said face, each of the transistors having a current path in said face and a control electrode; a pair of storage nodes in said face with no d.c. path from said storage nodes to a voltage supply; a pair of complementary data lines at said face for each column, the data lines defining column lines; each pair of coupling transistors for each cell in each column having their current paths connected separately in series between one of the data lines and one of the storage nodes; means for precharging the pairs of data lines in all columns during a first time period; a plurality of first conductive strips on said face defining first row lines for applying operating voltage to the control electrodes of a first of the transistors in each of the pairs of coupling transistors separately for each row during said first time period; and a plurality of second conductive strips on said face defining second row lines for applying operating voltage to the control electrodes of the other of the transistors in each of the pairs of coupling transistors separately for each row during a second time period after said first time period in each read/write operating cycle or refresh cycle; the first conductive strips applying operating voltage to the control electrodes of said first of the transistors during said second time period only during a read/write operating cycle and not during a refresh cycle; the second conductive strip in each row being adjacent to and parallel to the first conductive strip for such row.
Claim 2
Dependent Claim
305 words
A static self-refresh memory formed in a face of a semiconductor body, comprising: an array of rows and columns of memory cells wherein each cell includes a pair of driver transistors and first and second pairs of coupling transistors of the same channel conductivity type formed at said face, each of the transistors having a current path in said face and a control electrode; a pair of storage nodes in said face with no d.c. path from said storage nodes to a voltage supply; a pair of complementary data lines at said face for each column, the data lines defining column lines; each pair of coupling transistors for each cell in each column having their current paths connected separately in series between one of the data lines and one of the storage nodes; means for precharging the pairs of data lines in all columns during a first time period; a plurality of first conductive strips on said face defining first row lines for applying operating voltage to the control electrodes of a first of the transistors in each of the pairs of coupling transistors separately for each row during said first time period; and a plurality of second conductive strips on said face defining second row lines for applying operating voltage to the control electrodes of the other of the transistors in each of the pairs of coupling transistors separately for each row during a second time period after said first time period in each read/write operating cycle or refresh cycle; the first conductive strips applying operating voltage to the control electrodes of said first of the transistors during said second time period only during a read/write operating cycle and not during a refresh cycle; the second conductive strip in each row being adjacent to and parallel to the first conductive strip for such row.
Claim 3
Dependent Claim
43 words
A memory cell according to claim 1 wherein the first of the coupling transistors in each pair has its current path adjacent the data line and the other of the coupling transistors in each pair has its current path adjacent the storage node.
Claim 4
Dependent Claim
28 words
A memory cell according to claim 2 wherein a node between the current paths of the coupling transistors in each pair is charged during the first time period.
Claim 5
Dependent Claim
37 words
A memory cell according to claim 2 wherein the first conductive strip applies an operating voltage to the control electrodes of said first of the coupling transistors during said second time period for read or write operations.
Claim 6
Dependent Claim
28 words
A memory cell according to claim 4, wherein said transistors are insulated gate field effect transistors, the current paths are source-to-drain paths, and the control electrodes are gates.
Claim 7
Dependent Claim
31 words
A memory cell according to claim 5 wherein the drain of each of the driver transistors is connected to the gate of the other to provide a cross coupled bistable circuit.
Claim 8
Dependent Claim
22 words
A memory cell according to claim 6 wherein a plurality of identical cells is provided in an array of rows and columns.
Claim 9
Dependent Claim
25 words
A memory cell according to claim 7 wherein the first conductive means provides a row address line for a plurality of cells in a row.
Claim 10
Dependent Claim
25 words
A memory cell according to claim 8 wherein a plurality of pairs of said data lines provide the column lines for the array of cells.
Claim 11
Dependent Claim
227 words
A static self-refresh memory comprising: an array of rows and columns of memory cells wherein each cell includes a pair of driver transistors and first and second pairs of coupling transistors of the same channel conductivity type, each of the transistors being an insulated gate field effect transistor having a source-to-drain current path and a gate electrode; a pair of storage nodes with no d.c. path from said storage nodes to a voltage supply; a pair of complementary data lines for each column, the data lines defining parallel column lines; each pair of coupling transistors for each cell in each column having their current paths connected separately in series between one of the data lines and one of the storage nodes; a plurality of first conductive means defining generally parallel first row lines connected to the gate electrodes of a first of the transistors in each of the pairs of coupling transistors separately for each row; and a plurality of second conductive means defining generally parallel second row lines connected to the gate electrodes of the other of the transistors in each of the pairs of coupling transistors separately for each row; and means including said first and second conductive means for applying operating voltages to the gates of the coupling transistors coincidentally for a read/write operating cycle or in non-overlapping time sequence for a fresh cycle.
Claim 12
Dependent Claim
227 words
A static self-refresh memory comprising: an array of rows and columns of memory cells wherein each cell includes a pair of driver transistors and first and second pairs of coupling transistors of the same channel conductivity type, each of the transistors being an insulated gate field effect transistor having a source-to-drain current path and a gate electrode; a pair of storage nodes with no d.c. path from said storage nodes to a voltage supply; a pair of complementary data lines for each column, the data lines defining parallel column lines; each pair of coupling transistors for each cell in each column having their current paths connected separately in series between one of the data lines and one of the storage nodes; a plurality of first conductive means defining generally parallel first row lines connected to the gate electrodes of a first of the transistors in each of the pairs of coupling transistors separately for each row; and a plurality of second conductive means defining generally parallel second row lines connected to the gate electrodes of the other of the transistors in each of the pairs of coupling transistors separately for each row; and means including said first and second conductive means for applying operating voltages to the gates of the coupling transistors coincidentally for a read/write operating cycle or in non-overlapping time sequence for a fresh cycle.
Claim 13
Dependent Claim
276 words
A static self-refresh memory formed in a face of a semiconductor body comprising: an array of rows and columns of memory cells at said face wherein each cell includes a pair of driver transistors and first and second pairs of coupling transistors of the same channel conductivity type, each of the transistors being an insulated gate field effect transistor having a source-to-drain current path in said face and a gate electrode on said face; a pair of storage nodes defined in said face with no d.c. path from said storage nodes to a voltage supply; a pair of complementary data lines defined at said face for each column, the data lines defining parallel column lines; each pair of coupling transistors for each cell in each column having their current paths connected separately in series between one of the data lines and one of the storage nodes; a plurality of first conductive strips on said face defining generally parallel first row lines forming the gate electrodes of a first of the transistors in each of the pairs of coupling transistors separately for each row; and a plurality of second conductive strips on said face defining generally parallel second row lines forming the gate electrodes of the other of the transistors in each of the pairs of coupling transistors separately for each row; the second conductive strip in each row being parallel to and adjacent to the first conductive strip in such row; and means including said first and second conductive strips for applying operating voltages to the gates of the coupling transistors coincidentally for a read/write operating cycle or in non-overlapping time sequence for a refresh cycle.
Claim 14
Dependent Claim
276 words
A static self-refresh memory formed in a face of a semiconductor body comprising: an array of rows and columns of memory cells at said face wherein each cell includes a pair of driver transistors and first and second pairs of coupling transistors of the same channel conductivity type, each of the transistors being an insulated gate field effect transistor having a source-to-drain current path in said face and a gate electrode on said face; a pair of storage nodes defined in said face with no d.c. path from said storage nodes to a voltage supply; a pair of complementary data lines defined at said face for each column, the data lines defining parallel column lines; each pair of coupling transistors for each cell in each column having their current paths connected separately in series between one of the data lines and one of the storage nodes; a plurality of first conductive strips on said face defining generally parallel first row lines forming the gate electrodes of a first of the transistors in each of the pairs of coupling transistors separately for each row; and a plurality of second conductive strips on said face defining generally parallel second row lines forming the gate electrodes of the other of the transistors in each of the pairs of coupling transistors separately for each row; the second conductive strip in each row being parallel to and adjacent to the first conductive strip in such row; and means including said first and second conductive strips for applying operating voltages to the gates of the coupling transistors coincidentally for a read/write operating cycle or in non-overlapping time sequence for a refresh cycle.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1983-11-25 | 1984-05-26 | 1984-11-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1987-11-25 | 1988-05-26 | 1988-11-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1991-11-25 | 1992-05-26 | 1992-11-25 | $7700.00 | Window Closed / Lapsed |