US4231020A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital to analog converter having separate bit converters
Assignee: International Business Machines Corp
•
Filing: 1978-08-29
•
Granted: 1980-10-28
•
Expires: 1998-08-29
Abstract
Abstract This invention relates to a digital to analog converter in general and specifically to unitary or monolithic miniature digital to analog converters designed to be fully embodied on a single one-half inch module without requiring external converter components. The digital to analog converter comprises n binary current sources and n two-way switches, n being the number of input word bits. Each switch is driven by a bit input and its function is to steer the current of the corresponding source either into a summing line for output or into a dump line. A primary feature of this converter is the separation of all individual bit converter structures comprising a current source and steering means into two different groups. In this scheme, a first group of converter structures is used to convert the high order bits and a second group of converter structures is used to convert the low order bits. This arrangement allows the provision of different types of current sources for the different converter structures depending upon the accuracy required for each current source. Control inputs are provided for acting upon the steering means to generate reference levels to which an input analog signal in an A/D converter is compared. By this technique, the D/A converters of the present invention may be utilized in A/D encoding and an improved conversion accuracy of about zero is provided.
Inventors
- 👤 Daniel Azzis
- 👤 Francois X. Delaporte
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 01:06
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/66; H03M1/68; H03M1/687; H03M1/12; H03M1/34; H03M1/38
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
508 words
An improved monolithic D/A converter able to convert N-bit words, of the type including N weighted current sources connected to switching circuits, each switching circuit being controlled by a bit of the word to be converted and steering the current of the associated source either towards an output line or towards a dump line, according to the value of the control bit, wherein the improvement comprises: a first group of weighted current sources of a first type including a high order master current source, n slave current source for generating the high order weighted currents and a slave source which is the image of one of said high order current sources, a second group of weighted current sources of a second type including a low order master current source and m slave sources generating the low order weighted currents, with N=n+m, a first group of n switching circuits of a first type connected to said n high order weighted current sources, each switching circuit being provided with an input receiving the current from the source to which it is connected and two outputs, one output being connected to the output line and the second one being connected to the dump line and at least a control input for receiving one bit of the word to be converted, a second group of m switching circuits of a second type connected to the m low order weighted current sources, each switching circuit being provided with an input for receiving the current from the source to which it is connected and two outputs, one output being connected to the output line and the second output being connected to the dump line and at least a control input receiving one bit of the word to be converted, a reference voltage generator being provided with an output delivering a stabilized voltage, first calibrating means connected between the output terminal of said reference voltage generator and said high order master current source, to provide a first calibrating current in accordance with the reference voltage, to said master source, second calibrating means connected to the output terminal of the reference voltage generator and receiving the current from said image source and providing to said low order master source a second calibrating current, the value of which is established relatively to the value of said image source current with a given multiple of two; said current sources of said first group being comprised of identical cells, each cell including a Darlington circuit of switching and driving transistors, the arrangement, comprising at least a pair of transistors, the switching transistor of each pair having an individually biased base and the driving transistor of the pair having a base connected in common with the corresponding bases of the other driving transistors in the other said cells in said source, the number of said cells in each said source defining the current of said source; and said current sources of said second group being comprised of a certain number of identical cells, each said cell including a single transistor.
Claim 2
Dependent Claim
508 words
An improved monolithic D/A converter able to convert N-bit words, of the type including N weighted current sources connected to switching circuits, each switching circuit being controlled by a bit of the word to be converted and steering the current of the associated source either towards an output line or towards a dump line, according to the value of the control bit, wherein the improvement comprises: a first group of weighted current sources of a first type including a high order master current source, n slave current source for generating the high order weighted currents and a slave source which is the image of one of said high order current sources, a second group of weighted current sources of a second type including a low order master current source and m slave sources generating the low order weighted currents, with N=n+m, a first group of n switching circuits of a first type connected to said n high order weighted current sources, each switching circuit being provided with an input receiving the current from the source to which it is connected and two outputs, one output being connected to the output line and the second one being connected to the dump line and at least a control input for receiving one bit of the word to be converted, a second group of m switching circuits of a second type connected to the m low order weighted current sources, each switching circuit being provided with an input for receiving the current from the source to which it is connected and two outputs, one output being connected to the output line and the second output being connected to the dump line and at least a control input receiving one bit of the word to be converted, a reference voltage generator being provided with an output delivering a stabilized voltage, first calibrating means connected between the output terminal of said reference voltage generator and said high order master current source, to provide a first calibrating current in accordance with the reference voltage, to said master source, second calibrating means connected to the output terminal of the reference voltage generator and receiving the current from said image source and providing to said low order master source a second calibrating current, the value of which is established relatively to the value of said image source current with a given multiple of two; said current sources of said first group being comprised of identical cells, each cell including a Darlington circuit of switching and driving transistors, the arrangement, comprising at least a pair of transistors, the switching transistor of each pair having an individually biased base and the driving transistor of the pair having a base connected in common with the corresponding bases of the other driving transistors in the other said cells in said source, the number of said cells in each said source defining the current of said source; and said current sources of said second group being comprised of a certain number of identical cells, each said cell including a single transistor.
Claim 3
Dependent Claim
78 words
An apparatus as described in claim 1 and further comprising: an output circuit including an output summing resistor provided with two terminals, one terminal being connected to the reference voltage generator output and the second terminal being connected to the output line on which is generated the converter output voltage; and a dump resistor provided with two terminals, one terminal being connected to the reference voltage generator output and the second terminal being connected to the dump line.
Claim 4
Dependent Claim
96 words
An apparatus as described in claim 1 wherein: said first calibrating means includes at least a calibrating resistor provided with a first terminal connected to said reference voltage generator output, and a circuit generating a virtual ground on the second terminal of said calibrating resistor, said circuit being provided with three terminals, the first said terminal being connected to the ground, the second said terminal being connected to said second terminal of said resistor and the third said terminal being connected to said high order master source to send the first calibrating current to said source.
Claim 5
Dependent Claim
91 words
An apparatus as described in claim 1 or 2 or 3 wherein: said second calibrating means includes a low order current calibrating circuit provided with three terminals, the first of said terminals being connected to said reference voltage generator output, the second of said terminals receiving the current generator by said image source and the third of said terminals being connected to the low order current master source to provide the second calibrating current equal to a determined fraction of said image source current, to said low order current master source.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1983-10-28 | 1984-04-28 | 1984-10-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1987-10-28 | 1988-04-28 | 1988-10-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1991-10-28 | 1992-04-28 | 1992-10-28 | $7700.00 | Window Closed / Lapsed |