← Back to Patent Explorer
US4230904A Expired / Lapsed US ⏱️ 0.0 years remaining

Signal control circuit

Assignee: Panasonic Holdings Corp
•
Filing: 1978-12-22
•
Granted: 1980-10-28
•
Expires: 1998-12-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An antisidetalk signal control circuit for preventing transmission of signals from a first source connected with a first input circuit to an output circuit while allowing the transmission of signals from a second source connected with a second input circuit to the output circuit. The signal control circuit comprises a first switching circuit having an input coupled to the first input circuit, a second switching circuit having an input coupled to the first output circuit through a phase inverter and a third switching circuit having an input coupled to the outputs of the first and second switching circuits. An oscillator drives the first switching circuit with signals having a given phase and the second and third switching circuits with signals of opposite phase. A low-pass filter couples the junction of the first and second switching circuits to the second input circuit and a feedback circuit couples the second input circuit to the junction of the first and second switching circuits. The reduction in sidetalk is not affected by variations in the impedances of the first and second signal sources.

Inventors

  • 👤 Kazuyoshi Fujiyoshi
  • 👤 Kyoji Murakami

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-07 21:18
CPC Classifications
H; H04; H04M; H04M1/00; H04M1/58; H04M1/585

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 340 words
A signal control circuit comprising: first input means connected to a first signal source circuit; second input means connected to a second signal source circuit; output means; an oscillator having first and second outputs for generating first and second output signals, respectively, said second output signal being in opposite phase with respect to said first output signal; a first switching circuit having inputs thereto connected respectively to said first input to said signal control circuit to and said first output of said oscillator, said first switching circuit being driven by said first output signal from said oscillator to provide a first switched output signal at an output thereof; a second switching circuit having inputs thereto connected respectively to said first input to said signal control circuit through a phase inverter circuit and to said second output of said oscillator, said second switching circuit being driven by said second output signal from said oscillator to provide a second switched output signal at an output thereof; a low-pass filter having an input thereto connected to a junction point of the outputs of said first and second switching circuits, the output of said low-pass filter being connected to said second input of said signal control circuit; a feedback circuit having an input thereto connected to said second input of said signal control circuit and an output thereof connected to said junction point of the outputs of said first and second switching circuits; and a third switching circuit having inputs thereto connected respectively to said junction point of the outputs of said first and second switching circuits and to said second output of said oscillator, said third switching circuit having an output thereof connected to said output of said signal control circuit and driven by said second output signal from said oscillator to provide a third switched output signal at said output of said signal control circuit, said signal control circuit preventing transmission of signals from said first input means to said output means despite changes in the impedances of a signal source circuit.
Claim 2
Dependent Claim 340 words
A signal control circuit comprising: first input means connected to a first signal source circuit; second input means connected to a second signal source circuit; output means; an oscillator having first and second outputs for generating first and second output signals, respectively, said second output signal being in opposite phase with respect to said first output signal; a first switching circuit having inputs thereto connected respectively to said first input to said signal control circuit to and said first output of said oscillator, said first switching circuit being driven by said first output signal from said oscillator to provide a first switched output signal at an output thereof; a second switching circuit having inputs thereto connected respectively to said first input to said signal control circuit through a phase inverter circuit and to said second output of said oscillator, said second switching circuit being driven by said second output signal from said oscillator to provide a second switched output signal at an output thereof; a low-pass filter having an input thereto connected to a junction point of the outputs of said first and second switching circuits, the output of said low-pass filter being connected to said second input of said signal control circuit; a feedback circuit having an input thereto connected to said second input of said signal control circuit and an output thereof connected to said junction point of the outputs of said first and second switching circuits; and a third switching circuit having inputs thereto connected respectively to said junction point of the outputs of said first and second switching circuits and to said second output of said oscillator, said third switching circuit having an output thereof connected to said output of said signal control circuit and driven by said second output signal from said oscillator to provide a third switched output signal at said output of said signal control circuit, said signal control circuit preventing transmission of signals from said first input means to said output means despite changes in the impedances of a signal source circuit.
Claim 3
Dependent Claim 29 words
A signal control circuit according to claim 1, wherein said feedback circuit provides a signal at the output thereof which is in opposite phase to the input signal thereto.
Claim 4
Dependent Claim 28 words
A signal control circuit according to claim 1, wherein said feedback circuit provides a signal at the output thereof which is in phase with the input signal thereto.

References Cited (Backward Citations)

US3787621A Cited
US3892924A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1983-10-28 1984-04-28 1984-10-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1987-10-28 1988-04-28 1988-10-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1991-10-28 1992-04-28 1992-10-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag