← Back to Patent Explorer
US4229668A Expired / Lapsed US ⏱️ 0.0 years remaining

Transistor circuit having a plurality of CMOS circuits

Assignee: Citizen Watch Co Ltd
•
Filing: 1978-06-16
•
Granted: 1980-10-21
•
Expires: 1998-06-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A transistor circuit having a plurality of CMOS circuits in which the power circuits of said CMOS circuits constitute a series circuit in which the power source circuits are in series connected to each other and the opposite ends of said series circuit is connected to the opposite ends of an electric battery cell.

Inventors

  • 👤 Heihachiro Ebihara
  • 👤 Fukuo Sekiya

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 23:09
CPC Classifications
G; G04; G04G; G04G19/00; H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/094; H03K3/00; H03K3/01; H03K3/012; H03K3/02; H03K3/353; H03K5/00; H03K5/003

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 98 words
A complementary metal oxide semiconductor (CMOS) circuit for timepieces comprising: (a) a first CMOS circuit having an oscillator circuit; (b) a second CMOS circuit having a frequency divider circuit and connected to said first CMOS circuit; (c) a power supply source, said first and second CMOS circuits connected in series to said power supply source; (d) a smoothing capacitor connected between a junction of said first and second CMOS circuits and said power supply source; and (e) a D. C. current circuit connected between the junction of said first and second CMOS circuits and said power supply source.
Claim 2
Dependent Claim 98 words
A complementary metal oxide semiconductor (CMOS) circuit for timepieces comprising: (a) a first CMOS circuit having an oscillator circuit; (b) a second CMOS circuit having a frequency divider circuit and connected to said first CMOS circuit; (c) a power supply source, said first and second CMOS circuits connected in series to said power supply source; (d) a smoothing capacitor connected between a junction of said first and second CMOS circuits and said power supply source; and (e) a D. C. current circuit connected between the junction of said first and second CMOS circuits and said power supply source.
Claim 3
Dependent Claim 16 words
The circuit of claim 1 wherein said D. C. current circuit includes a current cut-off means.
Claim 4
Dependent Claim 34 words
The circuit of claims 1 or 2 wherein said D. C. current circuit is comprised of a switching means connected in parallel with said smoothing capacitor for selectively connecting and disconnecting said smoothing capacitor.
Claim 5
Dependent Claim 32 words
The circuit of claim 3 further comprising an operation detection means connected to said switching means for controlling said switching means in response to the normal operation of said second CMOS circuit.
Claim 6
Dependent Claim 57 words
The circuit of claim 4 wherein said operation detection means is comprised of first and second transistors associated with said first and second CMOS circuits, a leak resistor, a first capacitor charged through said leak resistor, said leak resistor and said first capacitor associated with said first transistor and a second capacitor associated with said second transistor.
Claim 7
Dependent Claim 35 words
The circuit of claim 5 wherein said second CMOS circuit includes a CMOS inverter, a feedback resistor connected in parallel to said CMOS inverter, and a coupling capacitor connected in series to said CMOS inverter.
Claim 8
Dependent Claim 35 words
The circuit of claim 1 wherein said second CMOS circuit includes a CMOS inverter, a feedback resistor connected in parallel to said CMOS inverter, and a coupling capacitor connected in series to said CMOS inverter.
Claim 9
Dependent Claim 16 words
The circuit of claim 1 wherein said power supply source is comprised of a lithium cell.

References Cited (Backward Citations)

US3358151A Cited
US4013901A Cited
US3999368A Cited
US4050064A Cited
US4061929A Cited
US4094137A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1983-10-21 1984-04-21 1984-10-21 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1987-10-21 1988-04-21 1988-10-21 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1991-10-21 1992-04-21 1992-10-21 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag