← Back to Patent Explorer
US4205369A Expired / Lapsed US ⏱️ 0.0 years remaining

Voltage dropping circuit

Assignee: Seiko Instruments Inc
•
Filing: 1978-02-09
•
Granted: 1980-05-27
•
Expires: 1998-02-09
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract This invention provides a voltage dropping circuit which is composed of capacitors and MOS field effect electronic switching elements whereby a voltage equal to M/N of the voltage of a power source is obtained.

Inventors

  • 👤 Kazuhiro Asano

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 06:03
CPC Classifications
H; H02; H02M; H02M3/00; H02M3/02; H02M3/04; H02M3/06; H02M3/07

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 230 words
A voltage dropping circuit, comprising: a first MOS field effect transistor, a first capacitor and a second MOS field effect transistor connected in series in the named order; a first MOS field effect transmission gate responsive to control signals of opposite polarity and rendered conductive by a control signal of either polarity and a second capacitor connected in series with said first transmission gate, wherein the series combination of said first transmission gate and said second capacitor are connected in parallel with said first MOS field effect transistor with said first transmission gate connected to a junction of said first MOS field effect transistor and said first capacitor; a second MOS field effect transmission gate responsive to control signals of opposite polarity and rendered conductive by a control signal of either polarity and connected between a junction of said second capacitor and said first transmission gate and a junction of said first capacitor and said second MOS field effect transistor; means for applying a first control signal to respective gates of said first and second MOS field effect transistors and to said first and second transmission gates so as to render one transmission gate conductive and the other transmission gate non-conductive; and means for applying a second control signal to said first and second transmission gates so as to render one transmission gate conductive and the other transmission gate non-conductive.
Claim 2
Dependent Claim 230 words
A voltage dropping circuit, comprising: a first MOS field effect transistor, a first capacitor and a second MOS field effect transistor connected in series in the named order; a first MOS field effect transmission gate responsive to control signals of opposite polarity and rendered conductive by a control signal of either polarity and a second capacitor connected in series with said first transmission gate, wherein the series combination of said first transmission gate and said second capacitor are connected in parallel with said first MOS field effect transistor with said first transmission gate connected to a junction of said first MOS field effect transistor and said first capacitor; a second MOS field effect transmission gate responsive to control signals of opposite polarity and rendered conductive by a control signal of either polarity and connected between a junction of said second capacitor and said first transmission gate and a junction of said first capacitor and said second MOS field effect transistor; means for applying a first control signal to respective gates of said first and second MOS field effect transistors and to said first and second transmission gates so as to render one transmission gate conductive and the other transmission gate non-conductive; and means for applying a second control signal to said first and second transmission gates so as to render one transmission gate conductive and the other transmission gate non-conductive.
Claim 3
Dependent Claim 21 words
A voltage dropping circuit according to claim 1; wherein said first and second MOS field effect transistors have opposite channel polarity.
Claim 4
Dependent Claim 124 words
A voltage dropping circuit according to claim 1, further comprising: a voltage source connected across the series combination of said first and second MOS field effect transistors and said first capacitor; and means defining an output terminal at said junction of said second capacitor and said first transmission gate; wherein the first control signal is effective for flowing a current from said voltage source to charge said first and second capacitors in series and develop an output voltage at said output terminal, and the second control signal is effective for electrically connecting said first and second capacitors in parallel and the parallel combination of said first and second capacitors in series with said voltage source and develop an output voltage at said output terminal.

References Cited (Backward Citations)

US3478258A Cited
US3505586A Cited
US3708742A Cited
US4061929A Cited
DE2558656A1 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1983-05-27 1983-11-26 1984-05-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1987-05-27 1987-11-26 1988-05-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1991-05-27 1991-11-26 1992-05-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag