US4200929A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Input device for delivery of data from digital transmitters
Assignee: Individual
•
Filing: 1978-01-23
•
Granted: 1980-04-29
•
Expires: 1998-01-23
Abstract
Abstract A digital device for monitoring objects whose states are characterized by two-positioned signals, e.g., yes-no, on-off, etc., allows necessary instructions to be formed, on the basis of an analysis of these signals, and transmits them to other digital external devices, such as digital computers, recorders and displays. Various instructions are stored in a memory and can be selected at random, and read out and applied to the external devices during data presentation, or can be used in controlling the operation of the inventive device during an analysis of the states of the devices being monitored. The instruction memory can also be charged with various programs to apply data to the external devices. Such data application program is selected by analyzing the state of the monitored device, at the moment it has changed state. The processing of such programs is discontinued if a higher-priority data transmission means is ready to transmit data. The higher priority data transmission means then resets a counter and register their initial state, and the unconditional transfer instruction is read from the instruction memory. The inventive input device scans the data transmission means which has recently changed state, in accordance with a predetermined priority scheme. The inventive device does not connect the data transmitter and receiver directly but, by analyzing the signals received from the monitored devices, in accordance with the programs stored in the memory, the inventive device applies the necessary instructions or addresses to the output buses, which are connected to various types of equipment, e.g., a digital computer.
Inventors
- 👤 Alexandr D. Davidjuk
- 👤 Anatoly A. Koshevoi
- 👤 Viktor J. Lapy
- 👤 Vasily N. Frankov
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 00:19
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/20; G06F13/24; G06F13/26
Claims Analysis
Total Claims: 2
Claim 1
Independent Claim
805 words
A digital input device having output buses for delivery of data from digital transmitters, comprising: a register (1) provided with message inputs (33), a control input (21), a reset input (35), a first output group (23), and a second output group (24); a decoder (2) provided with message inputs (23) coupled to said first output group of said register, a pulse input (25), a first separate output (26), a second separate output (27), a first output group (28), a second output group (29), and a third output group (34); a transmitter state change acknowledgement signal generator (3) provided with an OR gate (5) and AND gates (4) whose number is equal to that of message outputs of said transmitters, said AND gates having their outputs coupled to the inputs of said OR gate; a transmitter previous state storage incorporating storage cells in the form of flip-flops (7) provided with "1" and "0" set inputs, synchronization inputs, and outputs; each of said AND gates of said transmitter state change acknowledgement signal generator being provided with a first, a second, a third and a fourth input, said first input (30, 31) of said AND gate being coupled to a respective message output of said transmitter, said second input of said AND gate being coupled to a respective output of said outputs of said flip-flop (7) of said transmitter previous state storage, said third input of said AND gate being coupled to a respective output of said first output group (28) of said decoder (2), said fourth input of said AND gate being coupled to a respective output of said second output group (24) of said register (1), respective outputs of said second output group of said register being coupled to said "1" and "0" set inputs of said flip-flops (7), said synchronization inputs of said flip-flops being coupled to a respective output of said third output group (34) of said decoder; a random access instruction storage (8) provided with address inputs (19), a control input (20) and message outputs (33) coupled to said message inputs of said register (1); a priority transmitter-operated interrupt signal generator (11) provided with inputs (31) coupled to message outputs of said transmitters, and an output; a control unit (9) provided with a clock pulse driver (10), a first OR gate (13), a second OR gate (17), and AND gate (16), a counter (12), a switch (14), a static flip-flop (15), and a delay circuit (18); said counter provided with "1" set inputs (from 14), a counting input (22), a reset input (36), and outputs coupled to said address inputs of said random access instruction storage; said clock pulse driver provided with a first output coupled to said control inputs of said register (21) and said random access instruction storage (20), a second output (25) coupled to said pulse input of said decoder (2), and a third output (22) coupled to said counting input of said counter (12); said switch (14) provided with an enabling input (37), message inputs (40), and outputs coupled to said "1" set inputs of said counter; said first OR gate (13) of said control unit, provided with a first input, a second input (26) coupled to said first separate output of said decoder, and an output coupled to said enabling input (37) of said switch; said AND gate (16) of said control unit, provided with a first input, a second input coupled to said second separate output (27) of said decoder, and an output coupled to said first input of said first OR gate (13) of said control unit and to the input of said delay circuit (18); said static flip-flop (15) provided with an "0" set input, a "1" set input coupled to the output of said OR gate (5) of said transmitter state change acknowledgement signal generator, and an output coupled to said first input of said AND gate (16) of said control unit; said second OR gate (17) of said control unit, provided with a first input coupled to the output of said delay circuit (18), a second input coupled to said output of said priority transmitter-operated interrupt signal generator (11), said last output being also coupled to said reset inputs (36), (35) of said counter and said register, the output of said second OR gate being coupled to said "0" set input of said static flip-flop; wherein, a first portion of said output buses of said digital input device are coupled to respective outputs of said second output group (24) of said register, another portion of said output buses (32) being coupled to said fourth inputs of said AND gates (4) of said transmitter state change acknowledgement signal generator (3), and a separate one of said output buses being coupled to a respective output of said second output group (29) of said decoder (2).
Claim 2
Dependent Claim
805 words
A digital input device having output buses for delivery of data from digital transmitters, comprising: a register (1) provided with message inputs (33), a control input (21), a reset input (35), a first output group (23), and a second output group (24); a decoder (2) provided with message inputs (23) coupled to said first output group of said register, a pulse input (25), a first separate output (26), a second separate output (27), a first output group (28), a second output group (29), and a third output group (34); a transmitter state change acknowledgement signal generator (3) provided with an OR gate (5) and AND gates (4) whose number is equal to that of message outputs of said transmitters, said AND gates having their outputs coupled to the inputs of said OR gate; a transmitter previous state storage incorporating storage cells in the form of flip-flops (7) provided with "1" and "0" set inputs, synchronization inputs, and outputs; each of said AND gates of said transmitter state change acknowledgement signal generator being provided with a first, a second, a third and a fourth input, said first input (30, 31) of said AND gate being coupled to a respective message output of said transmitter, said second input of said AND gate being coupled to a respective output of said outputs of said flip-flop (7) of said transmitter previous state storage, said third input of said AND gate being coupled to a respective output of said first output group (28) of said decoder (2), said fourth input of said AND gate being coupled to a respective output of said second output group (24) of said register (1), respective outputs of said second output group of said register being coupled to said "1" and "0" set inputs of said flip-flops (7), said synchronization inputs of said flip-flops being coupled to a respective output of said third output group (34) of said decoder; a random access instruction storage (8) provided with address inputs (19), a control input (20) and message outputs (33) coupled to said message inputs of said register (1); a priority transmitter-operated interrupt signal generator (11) provided with inputs (31) coupled to message outputs of said transmitters, and an output; a control unit (9) provided with a clock pulse driver (10), a first OR gate (13), a second OR gate (17), and AND gate (16), a counter (12), a switch (14), a static flip-flop (15), and a delay circuit (18); said counter provided with "1" set inputs (from 14), a counting input (22), a reset input (36), and outputs coupled to said address inputs of said random access instruction storage; said clock pulse driver provided with a first output coupled to said control inputs of said register (21) and said random access instruction storage (20), a second output (25) coupled to said pulse input of said decoder (2), and a third output (22) coupled to said counting input of said counter (12); said switch (14) provided with an enabling input (37), message inputs (40), and outputs coupled to said "1" set inputs of said counter; said first OR gate (13) of said control unit, provided with a first input, a second input (26) coupled to said first separate output of said decoder, and an output coupled to said enabling input (37) of said switch; said AND gate (16) of said control unit, provided with a first input, a second input coupled to said second separate output (27) of said decoder, and an output coupled to said first input of said first OR gate (13) of said control unit and to the input of said delay circuit (18); said static flip-flop (15) provided with an "0" set input, a "1" set input coupled to the output of said OR gate (5) of said transmitter state change acknowledgement signal generator, and an output coupled to said first input of said AND gate (16) of said control unit; said second OR gate (17) of said control unit, provided with a first input coupled to the output of said delay circuit (18), a second input coupled to said output of said priority transmitter-operated interrupt signal generator (11), said last output being also coupled to said reset inputs (36), (35) of said counter and said register, the output of said second OR gate being coupled to said "0" set input of said static flip-flop; wherein, a first portion of said output buses of said digital input device are coupled to respective outputs of said second output group (24) of said register, another portion of said output buses (32) being coupled to said fourth inputs of said AND gates (4) of said transmitter state change acknowledgement signal generator (3), and a separate one of said output buses being coupled to a respective output of said second output group (29) of said decoder (2).
References Cited (Backward Citations)
US4006465A
Cited
US4079452A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1983-04-29 | 1983-10-29 | 1984-04-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1987-04-29 | 1987-10-29 | 1988-04-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1991-04-29 | 1991-10-29 | 1992-04-29 | $7700.00 | Window Closed / Lapsed |