US4198699A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Mass memory access method and apparatus
Assignee: Kearney and Trecker Corp
•
Filing: 1979-03-01
•
Granted: 1980-04-15
•
Expires: 1999-03-01
Abstract
Abstract A method and apparatus for transferring digital data between a mass memory and a random access memory. The mass memory has a plurality of memory loops, each having a plurality of memory cells, and a read/write device which either outputs data from the memory cells or inputs data to the memory cells. Each memory cell is identified by an address that specifies its place in the loop sequence starting from a reference cell. A loop position counter is set at zero when the reference cell of the selected memory loop is at the read/write device. The loop position counter is advanced by one count each time the next memory cell in the sequence is moved into operative relationship with the read/write device. Transfer of data between the mass memory and the random access memory is accomplished without any delay under the control of a random access memory address counter which is synchronized with the loop position counter. A transfer counter terminates the data transfer when an entire data loop has been transferred into or out of the mass memory. Since the loop position counter and random access memory address counter are synchronized, the transferred data will be written into the correct memory cells in either memory regardless of which mass memory cell is in operative relationship with the read/write device at the time the data transfer is initiated. Thus, this invention eliminates latency time in the transfer of data between a mass memory and a random access memory.
Inventors
- 👤 Richard W. Caddell
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 15:25
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F5/00; G06F5/06; C; C08; C08K; C08K3/00; C08K3/01; C08K5/00; C08K5/04; C08K5/15; C08L; C08L63/00; C08L67/00; G06F3/00; G06F3/007; G11; G11C; G11C11/00
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
191 words
A method of transferring digital data between a mass memory having a plurality of storage loops and having a loop position counter associated therewith and a random access memory having an address counter associated therewith, each of said storage loops having a capactiy to store N bits of digital data, and both of said counters having N steps in their counting cycle, said method comprising the steps of: (A) selecting at least one storage loop in said mass memory which contains the data to be transferred to said random access memory or which is the destination for data to be transferred from said random access memory; (B) setting said random access address counter to the same state as said loop position counter regardless of which step said loop position counter is at in its counting cycle; (C) transferring the bit of digital data which corresponds to the current state of both counters from one memory to the other; (D) advancing both counters by one step in their counting cycle; and (E) repeating steps (C) and (D) until N bits of digital data have been transferred from one memory to the other.
Claim 2
Independent Claim
191 words
A method of transferring digital data between a mass memory having a plurality of storage loops and having a loop position counter associated therewith and a random access memory having an address counter associated therewith, each of said storage loops having a capactiy to store N bits of digital data, and both of said counters having N steps in their counting cycle, said method comprising the steps of: (A) selecting at least one storage loop in said mass memory which contains the data to be transferred to said random access memory or which is the destination for data to be transferred from said random access memory; (B) setting said random access address counter to the same state as said loop position counter regardless of which step said loop position counter is at in its counting cycle; (C) transferring the bit of digital data which corresponds to the current state of both counters from one memory to the other; (D) advancing both counters by one step in their counting cycle; and (E) repeating steps (C) and (D) until N bits of digital data have been transferred from one memory to the other.
Claim 3
Dependent Claim
231 words
Apparatus for transferring digital data between a mass memory having a plurality of storage loops and having a loop position counter associated therewith and a random access memory having an address counter associated therewith, each of said storage loops having a capacity to store N bits of digital data, and both of said counters having N steps in their counting cycle, said apparatus comprising: a transfer counter having N steps in its counting cycle; a clock coupled to the clock input of said mass memory and to said loop position counter; means for generating a READ signal indicating that data is to be read out of said mass memory; means for generating a WRITE signal indicating that data is to be written into said mass memory; means for generating a LOOP signal indicating that a loop is to be selected in said mass memory; means for generating a DATA signal indicating that data is to be transferred between said mass memory and said random access memory; means for generating a POSITION signal indicating that the output of said loop position counter is to be read; a one-shot multivibrator having an enable input and a trigger input and an output; and means for applying a trigger input to said one-shot multivibrator when one of said READ or WRITE signals is true and one of said DATA, LOOP or POSITION signals is true.
Claim 4
Dependent Claim
231 words
Apparatus for transferring digital data between a mass memory having a plurality of storage loops and having a loop position counter associated therewith and a random access memory having an address counter associated therewith, each of said storage loops having a capacity to store N bits of digital data, and both of said counters having N steps in their counting cycle, said apparatus comprising: a transfer counter having N steps in its counting cycle; a clock coupled to the clock input of said mass memory and to said loop position counter; means for generating a READ signal indicating that data is to be read out of said mass memory; means for generating a WRITE signal indicating that data is to be written into said mass memory; means for generating a LOOP signal indicating that a loop is to be selected in said mass memory; means for generating a DATA signal indicating that data is to be transferred between said mass memory and said random access memory; means for generating a POSITION signal indicating that the output of said loop position counter is to be read; a one-shot multivibrator having an enable input and a trigger input and an output; and means for applying a trigger input to said one-shot multivibrator when one of said READ or WRITE signals is true and one of said DATA, LOOP or POSITION signals is true.
Claim 5
Dependent Claim
56 words
The apparatus according to claim 2 wherein said mass memory has a READ ENABLE input and a WRITE ENABLE input, and also comprising: means for triggering said READ ENABLE input when said READ and said DATA signals are ture; and means for triggering said WRITE ENABLE input when said WRITE and said DATA signals are true.
Claim 6
Dependent Claim
84 words
The apparatus according to claim 2 and also comprising: a two-to-one multiplexer having two signal inputs; a control input and an output, the output of said multiplexer being coupled to the clock input of said mass memory, one signal input of said multiplexer being coupled to the output of said clock, said trigger input of said one-shot multivibrator being coupled to the other signal input of said multiplexer, and the output of said one-shot multivibrator being coupled to the control input of said multiplexer.
References Cited (Backward Citations)
US4130894A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1983-04-15 | 1983-10-15 | 1984-04-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1987-04-15 | 1987-10-15 | 1988-04-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1991-04-15 | 1991-10-15 | 1992-04-15 | $7700.00 | Window Closed / Lapsed |