← Back to Patent Explorer
US4195240A Expired / Lapsed US ⏱️ 0.0 years remaining

Voltage comparator circuit having dead zone

Assignee: Kokusai Denki Electric Inc
•
Filing: 1977-11-09
•
Granted: 1980-03-25
•
Expires: 1997-11-09
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Disclosed is a voltage comparator circuit in which an input voltage and a predetermined reference voltage are compared by a differential amplifier to produce a signal corresponding to the difference between both the voltages. The width of a dead zone of the comparator circuit is established by an emitter-grounded transistor connected to the output of the differential amplifier, a polarity inverting IC gate connected to the collector of the emitter-grounded transistor, and a resistor which positive-feeds back the output of the IC gate to the base of the emitter-grounded transistor.

Inventors

  • 👤 Kiyoshi Otofuji

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 09:52
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/22; H03K5/24; H03K5/2409; H03K5/2418; G; G01; G01R; G01R19/00; G01R19/0038

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 152 words
A voltage comparator circuit comprising: a differential amplifier for receiving a changing input voltage which rises from a minimum voltage level and a predetermined reference voltage to produce at its output a signal corresponding to the difference between both said voltages; and a dead zone forming circuit means including an emitter-grounded transistor whose base is connected directly to the output of said differential amplifier, a polarity inverting IC gate whose input is connected to the collector of said emitter-grounded transistor, and a resistor which positive-feeds back the output of said IC gate to the base of said emitter-grounded transistor, the resistance value of said resistor determining the width of the dead zone formed by the dead zone forming circuit, said IC gate producing an output signal after the time for which the level of said input voltage changes from its minimum voltage level to reach the level of said predetermined reference voltage.
Claim 2
Dependent Claim 152 words
A voltage comparator circuit comprising: a differential amplifier for receiving a changing input voltage which rises from a minimum voltage level and a predetermined reference voltage to produce at its output a signal corresponding to the difference between both said voltages; and a dead zone forming circuit means including an emitter-grounded transistor whose base is connected directly to the output of said differential amplifier, a polarity inverting IC gate whose input is connected to the collector of said emitter-grounded transistor, and a resistor which positive-feeds back the output of said IC gate to the base of said emitter-grounded transistor, the resistance value of said resistor determining the width of the dead zone formed by the dead zone forming circuit, said IC gate producing an output signal after the time for which the level of said input voltage changes from its minimum voltage level to reach the level of said predetermined reference voltage.
Claim 3
Dependent Claim 63 words
A voltage comparator circuit according to claim 1, wherein said input voltage is a saw-tooth voltage generated from a delaying sweep circuit of an oscilloscope with a delayed sweep mode, said predetermined reference voltage is an established by a delay time multiplier of said oscilloscope, and the output signal of said IC gate is supplied to a main sweep circuit of said oscilloscope.
Claim 4
Dependent Claim 75 words
A voltage comparator circuit according to claim 1, wherein said differential amplifier includes a first transistor whose base is coupled to said input voltage and whose collector is grounded and a second transistor whose base is coupled to said predetermined reference voltage and whose collector is connected directly to the base of said emitter-grounded transistor in said dead zone forming circuit means, the emitters of said first and second transistors being connected to each other.
Claim 5
Dependent Claim 53 words
A voltage comparator circuit according to claim 3, wherein two diodes are series-connected with their conducting directions opposite to each other between the emitters of said first and second transistors, and a bias resistor connected to a predetermined bias voltage at its one end is connected to the junction point of said diodes.

References Cited (Backward Citations)

US3054910A Cited
US3256449A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1983-03-25 1983-09-24 1984-03-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1987-03-25 1987-09-24 1988-03-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1991-03-25 1991-09-24 1992-03-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag