US4191850A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Interferences reduction for use in an FM radio receiver
Assignee: Sharp Corp
•
Filing: 1978-06-16
•
Granted: 1980-03-04
•
Expires: 1998-06-16
Abstract
Abstract Information signals, 19 KHz stereo pilot signals and interference signals are received at an antenna and then applied to a low-pass filter and a high-pass filter. The interference signals derived from the high-pass filter control a gate which is disposed in a circuit path including the low-pass filter, a subcarrier generator and an FM multiplexer for the interference reduction purposes. A trap filter is provided between the antenna and the FM multiplexer for arresting the 19 KHz stereo pilot signals, while the signals derived from the low-pass filter are introduced into the above mentioned circuit path.
Inventors
- 👤 Eiji Tanada
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 19:14
CPC Classifications
H; H04; H04B; H04B1/00; H04B1/06; H04B1/16; H04B1/1646; H04B1/1661; H04B1/1669; H03; H03G; H03G3/00; H03G3/20; H03G3/30; H03G3/34; H03G3/345
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
152 words
An interference reduction circuit in an FM receiver wherein composite signals derived from an antenna of said receiver include information signals, FM pilot signals and interference signals, said circuit comprising: first and second signal transmission paths which terminate at an FM multiplexer adjacent to the receiver output; gate circuit means disposed in said first signal transmission path in series with said FM multiplexer for blocking said interference signals; subcarrier generator means disposed in said second signal transmission path in series with said FM multiplexer; pilot signal trap filter means disposed in said first signal transmission path in series with said gate circuit means and said FM multiplexer for attenuating said pilot signals in said first signal transmission path; and control means coupled to said gate circuit means, said control means sensing the presence of interference signals and blocking the passage of said interference signals through said gate circuit means in response thereto.
Claim 2
Dependent Claim
152 words
An interference reduction circuit in an FM receiver wherein composite signals derived from an antenna of said receiver include information signals, FM pilot signals and interference signals, said circuit comprising: first and second signal transmission paths which terminate at an FM multiplexer adjacent to the receiver output; gate circuit means disposed in said first signal transmission path in series with said FM multiplexer for blocking said interference signals; subcarrier generator means disposed in said second signal transmission path in series with said FM multiplexer; pilot signal trap filter means disposed in said first signal transmission path in series with said gate circuit means and said FM multiplexer for attenuating said pilot signals in said first signal transmission path; and control means coupled to said gate circuit means, said control means sensing the presence of interference signals and blocking the passage of said interference signals through said gate circuit means in response thereto.
Claim 3
Dependent Claim
47 words
An interference reduction circuit in accordance with claim 1 wherein low pass filter means is disposed in said first signal transmission path in series with said trap filter means and said FM multiplexer for passing selected ones of said composite signals having frequencies below a predetermined value.
Claim 4
Dependent Claim
29 words
An interference reduction circuit in accordance with claim 1 wherein said trap filter means is adjustable with respect to the degree of attenuation of said pilot signal passing therethrough.
Claim 5
Dependent Claim
41 words
An interference reduction circuit in accordance with claim 2 further comprising a bandpass filter means disposed in a third signal transmission path, said third signal transmission path being connected in parallel with said trap filter means and said gate circuit means.
Claim 6
Dependent Claim
36 words
An interference reduction circuit in accordance with claim 2 wherein said first and said second signal transmission paths originate at a common point, said common point being the output terminal of said low pass filter means.
Claim 7
Dependent Claim
129 words
An interference reduction circuit in accordance with claim 1 or 4 wherein said control means comprises: a control signal transmission path, said control signal transmission path originating at the input terminal of said low pass filter means and including a high pass filter means, an amplifier connected to the output terminal of said high pass filter means, a pulse converter means connected to the output terminal of said amplifier for inverting said interference signals passing through said high pass filter means and flip-flop means coupled to the output terminal of said pulse converter means, the output terminal of said flip-flop means being coupled to said gate circuit means thereby sensing the presence of said interference signals and blocking the passage of said interference signals through said gate circuit means.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1983-03-04 | 1983-09-03 | 1984-03-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1987-03-04 | 1987-09-03 | 1988-03-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1991-03-04 | 1991-09-03 | 1992-03-04 | $7700.00 | Window Closed / Lapsed |