§
Luxuse
Patent Intelligence
Sign In
← Back to Patent Explorer
US4187549A Expired / Lapsed US ⏱️ 0.0 years remaining

Double precision residue combiners/coders

Assignee: United States Department of the Navy
•
Filing: 1978-09-05
•
Granted: 1980-02-05
•
Expires: 1998-09-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Apparatus, useful in signal processing, and which can be used for modulo (2 n -1) addition, subtraction, coding, and decoding, has a plurality of 2n input means: n means for receiving a signal I 0 , I 1 , . . . , I n-1 , and another n means for receiving a signal J 0 , J 1 , . . ., J n-1 . A pluraity n of means, connected to the n I signal input means, may switch each input means so that it is connected alternately into one of two connecting points, a first and a second connecting point. A plurality n of means is connected to the n first connecting points, for inverting the polarity of a signal received at its input, the output of the inverting means being connected to its associated second connecting point. A plurality n of three input adding means, has one input connected to the output of the inverting means, and another being connected to an associated means for receiving a J signal, the means adding the two inputs. The plurality n of adding means are circularly connected to each other, by a third input in the manner of a full adder. Means, having its n inputs connected to the n adding means, add the n-inputs in an AND manner. A second means, whose input is connected to the output of the n-input adding means, inverts the signal at its input. A plurality of two-input means has one of its inputs connected to the output of one of the plurality of n adding means, the other input being connected to the output of the second-named inverting means, the output being the required decoded signal.

Inventors

  • 👤 James W. Bond
  • 👤 Gary A. Dressel

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 12:45
CPC Classifications
G; G06; G06F; G06F7/00; G06F7/60; G06F7/72; G06F7/727

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 273 words
Apparatus for the modulo number calculation of input signals in binary form, using residue class arithmetic, comprising: a plurality n of three-input, two-output, adding means, having one input for receiving a signal K 0 , K 1 , . . . , K n-1 , where K i =a mod (2 n -1), a second input for receiving a signal, J 0 , J 1 , . . . , J n-1 , where J i =b (mod 2 n -1), the third input, for receiving an input carry, being circularly connected to one of the outputs, a first output, of an adjacent adding means, for transmitting an output carry to it, the first output of the 0-th adding means being connected to the third input of the 1st adding means, the 1st to the 2nd, etc., through the (n-1)st to the 0-th; an n-input means for adding, whose inputs comprise, and are connected to, the second outputs of the n three-input adding means, for adding the n inputs in an AND manner; an inverting means, whose input is connected to the output of the n-input adding means, for inverting the signal at its input; and a plurality of n two-input ANDing means, each having one of its inputs connected to the output of one of the n adding means, the other input being connected to the output of the inverting means, the output signal comprising the sum K i +J i =(a+b) modulo (2 n -1) of two input signals, K i =a modulo (2 n -1) and J i =b modulo (2 n -1), whereby the apparatus serves as an adder.
Claim 2
Dependent Claim 273 words
Apparatus for the modulo number calculation of input signals in binary form, using residue class arithmetic, comprising: a plurality n of three-input, two-output, adding means, having one input for receiving a signal K 0 , K 1 , . . . , K n-1 , where K i =a mod (2 n -1), a second input for receiving a signal, J 0 , J 1 , . . . , J n-1 , where J i =b (mod 2 n -1), the third input, for receiving an input carry, being circularly connected to one of the outputs, a first output, of an adjacent adding means, for transmitting an output carry to it, the first output of the 0-th adding means being connected to the third input of the 1st adding means, the 1st to the 2nd, etc., through the (n-1)st to the 0-th; an n-input means for adding, whose inputs comprise, and are connected to, the second outputs of the n three-input adding means, for adding the n inputs in an AND manner; an inverting means, whose input is connected to the output of the n-input adding means, for inverting the signal at its input; and a plurality of n two-input ANDing means, each having one of its inputs connected to the output of one of the n adding means, the other input being connected to the output of the inverting means, the output signal comprising the sum K i +J i =(a+b) modulo (2 n -1) of two input signals, K i =a modulo (2 n -1) and J i =b modulo (2 n -1), whereby the apparatus serves as an adder.
Claim 3
Dependent Claim 139 words
The apparatus according to claim 1, further comprising: a plurality of n switching means, connected to binary input signals I 0 , I 1 , . . . , I n-1 , for switching the I signal alternately to one of a pair of connecting points, a first or a second connecting point; and a plurality of n inverting means, connected to the n first connecting points, for inverting the polarity of the I signals received at their inputs, the outputs of the inverting means being connected to the other connecting points of the pair, at which connection the I signal is identical to the K signal, and the apparatus remains an adder, J i +K i =J i +I i , whereas the apparatus is a subtracter, J i -I i , when the I signal is inverted.
Claim 4
Dependent Claim 15 words
The apparatus according to claim 2 wherein: the n-input means for adding are full adders.

References Cited (Backward Citations)

US3980874A Cited
US4107783A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1983-02-04 1983-08-06 1984-02-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1987-02-04 1987-08-06 1988-02-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1991-02-04 1991-08-06 1992-02-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag