← Back to Patent Explorer
US4185301A Expired / Lapsed US ⏱️ 0.0 years remaining

Scanning velocity modulation system

Assignee: Panasonic Holdings Corp
•
Filing: 1978-05-30
•
Granted: 1980-01-22
•
Expires: 1998-05-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A system for compensating image contour by modulating a scanning velocity in accordance with a video signal is disclosed, in which a mean current dissipated in a driving power amplifier is detected to control a gain of an amplifier in a preceding stage for suppressing the increase of power dissipation in the power amplifier when a video signal having many noises is received. The preceding stage amplifier is provided with a saturation characteristic to enhance the effect of contour compensation at a small amplitude signal and eliminate over compensation of image contour at a large amplitude signal. The combination of the saturation characteristic and the gain control further enhances the effect of suppression of power dissipation.

Inventors

  • 👤 Katsumi Mitsuda
  • 👤 Katsuhiko Yamamoto
  • 👤 Katsumi Adachi
  • 👤 Susumu Tsujihara
  • 👤 Taiichi Saeki
  • 👤 Minoru Takeda

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 13:29
CPC Classifications
H; H04; H04N; H04N3/00; H04N3/10; H04N3/30; H04N3/32

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 64 words
A scanning velocity modulation system comprising a scanning velocity modulating electron beam deflector, a power amplifier for driving said deflector, a preamplifier inserted in a compensation signal path at a stage preceding to said power amplifier, and a gain control circuit for detecting a mean current dissipated in said power amplifier to control a gain of said preamplifier in response to the detected signal.
Claim 2
Dependent Claim 64 words
A scanning velocity modulation system comprising a scanning velocity modulating electron beam deflector, a power amplifier for driving said deflector, a preamplifier inserted in a compensation signal path at a stage preceding to said power amplifier, and a gain control circuit for detecting a mean current dissipated in said power amplifier to control a gain of said preamplifier in response to the detected signal.
Claim 3
Dependent Claim 38 words
A scanning velocity modulation system according to claim 1 wherein said gain control circuit includes a diode which is rendered conductive when the mean current dissipated in said power amplifier increases to reduce the gain of said preamplifier.
Claim 4
Dependent Claim 41 words
A scanning velocity modulation system according to claim 1 wherein said gain control circuit includes an active element an impedance of which is changed when the means current dissipated in said power amplifier increases to reduce the gain of said preamplifier.
Claim 5
Dependent Claim 16 words
A scanning velocity modulation system according to claim 1 wherein said preamplifier has a saturation characteristic.
Claim 6
Dependent Claim 152 words
A scanning velocity modulation system according to claim 1 wherein said scanning velocity modulating electron beam deflector includes a velocity modulating compensation coil, said power amplifier including a pair of complementary transistors, the collectors of said transistors being connected together and connected in series with a power supply, first, second, third and fourth resistors being connected in series between the terminals of said power supply, said velocity modulating compensation coil being connected between the junction of said second and third resistors and the junction of said collectors, a base of one of said complementary transistors being connected to the junction of said first and second resistors while a base of the other transistor being connected to the junction of said third and fourth resistors, the junction of said second and third resistors being grounded a A.C-wise through a capacitor, the bases of said complementary transistors being adapted to receive in-phase input signals.
Claim 7
Dependent Claim 40 words
A scanning velocity modulation system according to claim 1 wherein said power amplifier includes a pair of complementary transistors, collectors of said transistors being connected together to produce an output therefrom, emitters of said transistors being interconnected via a capacitor.
Claim 8
Dependent Claim 146 words
A scanning velocity modulation system comprising a scanning velocity modulating electron beam deflector including a velocity modulating compensation coil, a power amplifier including a pair of complementary transistors having collectors connected together, emitters interconnected via a capacitor and bases connected to biasing resistors, the junction of said resistors being grounded A.C.-wise by a capacitor, said velocity modulating compensation coil being connected between the junction of said biasing resistors and the capacitor and the junction of said collectors, the bases of said complementary transistors being adapted to receive in-phase input signals, a preamplifier having a saturation characteristic by a diode clip and inserted in a stage preceding to said power amplifier, and a gain control circuit having a diode connected between the junction of resistors connected in series with the emitter of one of the transistors of said power amplifier and an input node of said preamplifier.
Claim 9
Dependent Claim 146 words
A scanning velocity modulation system comprising a scanning velocity modulating electron beam deflector including a velocity modulating compensation coil, a power amplifier including a pair of complementary transistors having collectors connected together, emitters interconnected via a capacitor and bases connected to biasing resistors, the junction of said resistors being grounded A.C.-wise by a capacitor, said velocity modulating compensation coil being connected between the junction of said biasing resistors and the capacitor and the junction of said collectors, the bases of said complementary transistors being adapted to receive in-phase input signals, a preamplifier having a saturation characteristic by a diode clip and inserted in a stage preceding to said power amplifier, and a gain control circuit having a diode connected between the junction of resistors connected in series with the emitter of one of the transistors of said power amplifier and an input node of said preamplifier.

References Cited (Backward Citations)

US2678964A Cited
US2798114A Cited
US3830958A Cited
US3936872A Cited
US3980819A Cited
US4080628A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1983-01-21 1983-07-23 1984-01-22 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1987-01-21 1987-07-23 1988-01-22 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1991-01-21 1991-07-23 1992-01-22 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag