← Back to Patent Explorer
US4180779A Expired / Lapsed US ⏱️ 0.0 years remaining

QPSK Demodulator with two-step quadrupler and/or time-multiplexing quadrupling

Assignee: United States Department of the Air Force
•
Filing: 1978-09-21
•
Granted: 1979-12-25
•
Expires: 1998-09-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A QPSK demodulator apparatus utilizing a pair of doubling units in tandem but separated by a bandpass filter to remove any undesired cross products and to eliminate possible noise signal that may be applied to the second doubler. The use of two doubling units to provide a times 4 quadrupling allows the use of heterodyning in order to operate at a lower frequency.

Inventors

  • 👤 William R. Hook
  • 👤 Ronald P. Hilberg

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 07:46
CPC Classifications
H; H04; H04L; H04L27/00; H04L27/18; H04L27/22; H04L27/233; H04L27/2332; H04L27/0014; H04L2027/0024; H04L2027/0026; H04L2027/0032; H04L2027/0044; H04L2027/0046; H04L2027/0048; H04L2027/0053; H04L2027/0055; H04L2027/0071; H04L2027/0073

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 261 words
A quadrupler demodulator apparatus comprising in combination: a first doubler unit to receive an input signal, said input signal having a center frequency with a predetermined bandwidth, said first doubler unit doubling said input signal to provide a first bi-phase output signal, said first bi-phase output signal being centered at twice the center frequency of said input signal and having substantially the same predetermined bandwidth as said input signal, a bandpass filter unit receiving said first bi-phase output signal, said bandpass filter unit having the same bandwidth as said predetermined bandwidth of said input signal, said bandpass filter unit filtering out and removing any undesired cross products, said bandpass filter unit recovering and maintaining said first bi-phase output signal, said bandpass filter unit providing said first bi-phase output signal as an output, a second doubler unit connected to said bandpass filter unit to receive said first bi-phase output signal as an input signal, said doubler unit doubling said first bi-phase output signal to provide a CW output signal, said CW output signal being centered at four times the center frequency of said input signal, and a phase lock loop connected between the output of said second doubler unit and the input of said first doubler unit, said phase lock loop receiving said CW output signal, said phase lock loop generating a reference signal which has a frequency of four times the center frequency of said input signal, said phase lock loop generating a phase error signal which is responsive to the relationship between said CW output signal and said reference signal.
Claim 2
Dependent Claim 261 words
A quadrupler demodulator apparatus comprising in combination: a first doubler unit to receive an input signal, said input signal having a center frequency with a predetermined bandwidth, said first doubler unit doubling said input signal to provide a first bi-phase output signal, said first bi-phase output signal being centered at twice the center frequency of said input signal and having substantially the same predetermined bandwidth as said input signal, a bandpass filter unit receiving said first bi-phase output signal, said bandpass filter unit having the same bandwidth as said predetermined bandwidth of said input signal, said bandpass filter unit filtering out and removing any undesired cross products, said bandpass filter unit recovering and maintaining said first bi-phase output signal, said bandpass filter unit providing said first bi-phase output signal as an output, a second doubler unit connected to said bandpass filter unit to receive said first bi-phase output signal as an input signal, said doubler unit doubling said first bi-phase output signal to provide a CW output signal, said CW output signal being centered at four times the center frequency of said input signal, and a phase lock loop connected between the output of said second doubler unit and the input of said first doubler unit, said phase lock loop receiving said CW output signal, said phase lock loop generating a reference signal which has a frequency of four times the center frequency of said input signal, said phase lock loop generating a phase error signal which is responsive to the relationship between said CW output signal and said reference signal.
Claim 3
Dependent Claim 19 words
A quadrupler demodulator apparatus as described in claim 1 wherein said first and second doubler units are double-balanced mixers.
Claim 4
Dependent Claim 41 words
A quadrupler demodulator apparatus as described in claim 1 wherein the output of said first doubler unit is frequency translated by heterodyning to a lower frequency thereby permitting the use of a lower frequency mixer unit for the second doubler unit.
Claim 5
Dependent Claim 60 words
A quadrupler demodulator apparatus as described in claim 1 further including a time multiplexer unit to multiplex the input signal and the reference frequency to provide a time multiplexed signal, time multiplex signal is utilized for quadrupling both the input signal and the reference frequency through the same four time multiplex chain, thereby achieving phase tracking of the two signals.
Claim 6
Dependent Claim 25 words
A quadrupler demodulator apparatus as described in claim 4 wherein said time multiplexed signal is heterodyned to a lower frequency before the first doubling unit.
Claim 7
Dependent Claim 24 words
A quadrupler demodulator apparatus as described in claim 4 wherein the output signal from said first doubler unit is heterodyned to a lower frequency.
Claim 8
Dependent Claim 36 words
A quadrupler demodulator apparatus as described in claim 5 wherein the output signal from siad second doubler unit is heterodyned to a lower frequency before demultiplexing the two signals prior to performing the final phase comparison.

References Cited (Backward Citations)

US4097813A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1982-12-24 1983-06-25 1983-12-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1986-12-24 1987-06-25 1987-12-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1990-12-24 1991-06-25 1991-12-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag