← Back to Patent Explorer
US4180608A Expired / Lapsed US ⏱️ 0.0 years remaining

Process for making multi-layer printed circuit boards, and the article resulting therefrom

Assignee: Individual
•
Filing: 1978-07-07
•
Granted: 1979-12-25
•
Expires: 1998-07-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A process is described for the manufacture of a void-free multi-layer printed circuit board (PCB). The process includes the steps of, first, laminating one or both sides of a PCB provided with circuitry details, to a cast thermosetting resin layer comprising essentially a B-staged, resin system solid at room temperatures but having a resin flow, under standard curing conditions, greater than a prepreg layer containing glass cloth impregnated by the B-staged resin system. The initial laminating step proceeds at temperatures and/or times substantially below curing conditions to form a prefilled PCB laminate wherein said cast thermosetting resin layer remains B-staged and which is very low in voids. Secondly, one or more of the prefilled PCB laminates are assembled between prepreg layers, each prepreg layer comprising glass cloth impregnated by a second B-staged thermosetting resin compatible with, or the same as, said B-staged thermosetting resin of said cast thermosetting resin layer. Finally, the prefilled PCB laminates and the prepreg layers are laminated (along with other PCB layers, perhaps) under curing conditions, to insure the formation of a void-free multi-layer PCB. The invention is also directed to the article of manufacture made by the process.

Inventors

  • 👤 Joseph A. Del

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 08:07
CPC Classifications
H; H05; H05K; H05K3/00; H05K3/46; H05K3/4644; H05K3/4673; H05K2201/00; H05K2201/01; H05K2201/0183; H05K2201/0195; H05K2203/00; H05K2203/06; H05K2203/066; H05K2203/068; Y; Y10; Y10S; Y10S428/00; Y10S428/901; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49124; Y10T29/49155; Y10T428/00; Y10T428/14; Y10T428/1414; Y10T428/24; Y10T428/24802; Y10T428/2481; Y10T428/26; Y10T428/31504; Y10T428/31511; Y10T428/31515; Y10T428/31518; Y10T428/31522; Y10T428/31525; Y10T428/31529

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 211 words
A process for making a multi-layer printed circuit board (PCB) which includes, in sequence, the steps of: first laminating at least one side of a PCB provided with circuitry details, to a cast thermosetting resin layer, of about 3-6 mil thickness, carried on a release-coated carrier sheet, said cast thermosetting resin layer comprising essentially a first, B-staged, epoxy resin system solid at room temperatures, said first laminating step proceeding at temperatures and/or times substantially below curing conditions of said cast thermosetting resin layer to form a prefilled PCB laminate including said release-coated carrier sheet wherein said cast thermosetting resin layer remains B-staged; second, removing said release-coated carrier sheet; third, assemblying at least one of said prefilled PCB laminates with prepreg layers, each prepreg layer comprising glass cloth impregnated by a second B-staged epoxy resin system compatible with said first B-staged epoxy resin system of said cast thermosetting resin layer, said prepreg layer having a resin flow, under standard conditions, that is less than the resin flow of said cast thermosetting resin layer; and fourth, laminating each of said prefilled PCB laminates and said prepreg layers, under curing conditions, to cure the B-staged thermosetting resins in said prefilled PCB laminates and prepreg layers and form a fully cured essentially void-free multi-layer PCB.
Claim 2
Dependent Claim 211 words
A process for making a multi-layer printed circuit board (PCB) which includes, in sequence, the steps of: first laminating at least one side of a PCB provided with circuitry details, to a cast thermosetting resin layer, of about 3-6 mil thickness, carried on a release-coated carrier sheet, said cast thermosetting resin layer comprising essentially a first, B-staged, epoxy resin system solid at room temperatures, said first laminating step proceeding at temperatures and/or times substantially below curing conditions of said cast thermosetting resin layer to form a prefilled PCB laminate including said release-coated carrier sheet wherein said cast thermosetting resin layer remains B-staged; second, removing said release-coated carrier sheet; third, assemblying at least one of said prefilled PCB laminates with prepreg layers, each prepreg layer comprising glass cloth impregnated by a second B-staged epoxy resin system compatible with said first B-staged epoxy resin system of said cast thermosetting resin layer, said prepreg layer having a resin flow, under standard conditions, that is less than the resin flow of said cast thermosetting resin layer; and fourth, laminating each of said prefilled PCB laminates and said prepreg layers, under curing conditions, to cure the B-staged thermosetting resins in said prefilled PCB laminates and prepreg layers and form a fully cured essentially void-free multi-layer PCB.
Claim 3
Dependent Claim 36 words
The process of claim 1 wherein said multi-layer PCB includes the assemblying of additional printed circuit boards as exterior layers relative to said prepreg layers, prior to the laminating of the multi-layer assembly, under curing conditions.
Claim 4
Dependent Claim 20 words
The process of claim 1 wherein said first laminating step proceeds at temperatures between about 150° F. to 250° F.
Claim 5
Dependent Claim 51 words
The process of claim 1 wherein the laminating of each of said prefilled PCB laminates and said prepreg layers takes place under curing conditions which include temperatures of about 340°-350° F., at pressures of at least about 200 psi and for a period of time of at least about 45 minutes.
Claim 6
Dependent Claim 125 words
In the process for making a multi-layer printed circuit board (PCB) the improvement which comprises the steps of: laminating at least one side of a PCB, which is provided with circuitry details, to a cast thermosetting resin layer, of about 3-6 mil thickness, carried on a release-coated carrier sheet, said thermosetting resin layer comprising essentially a B-staged, epoxy resin system having a resin flow, under curing conditions, greater than a prepreg layer containing glass cloth impregnated by said B-staged resin, said laminating step proceeding at temperatures and/or times substantially below curing conditions to form a prefilled PCB laminate including said release-coated carrier sheet wherein the cast resin layer remains B-staged, and prior to the lamination of multiple PCB layers; and removing said release-coated carrier sheet.
Claim 7
Dependent Claim 125 words
In the process for making a multi-layer printed circuit board (PCB) the improvement which comprises the steps of: laminating at least one side of a PCB, which is provided with circuitry details, to a cast thermosetting resin layer, of about 3-6 mil thickness, carried on a release-coated carrier sheet, said thermosetting resin layer comprising essentially a B-staged, epoxy resin system having a resin flow, under curing conditions, greater than a prepreg layer containing glass cloth impregnated by said B-staged resin, said laminating step proceeding at temperatures and/or times substantially below curing conditions to form a prefilled PCB laminate including said release-coated carrier sheet wherein the cast resin layer remains B-staged, and prior to the lamination of multiple PCB layers; and removing said release-coated carrier sheet.
Claim 8
Dependent Claim 19 words
The process of claim 5 wherein said laminating step proceeds at temperatures between about 150° F. to 250° F.
Claim 9
Dependent Claim 9 words
The product formed by the process of claim 1.
Claim 10
Dependent Claim 9 words
The product formed by the process of claim 2.
Claim 11
Dependent Claim 9 words
The product formed by the process of claim 5.

References Cited (Backward Citations)

US2559649A Cited
US2963538A Cited
US3348990A Cited
US3509270A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1982-12-24 1983-06-25 1983-12-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1986-12-24 1987-06-25 1987-12-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1990-12-24 1991-06-25 1991-12-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag