Patent US551861A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4176399A Expired / Lapsed US ⏱️ 0.0 years remaining

Analog noise generator

Assignee: Airbus Group SAS
•
Filing: 1978-04-21
•
Granted: 1979-11-27
•
Expires: 1998-04-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The present invention relates to a binary random noise generator for the stochastic coding of digital or analog information, comprising a comparator having two inputs, one of which receives a reference voltage and the other a random analog noise coming from a source of noise, said comparator supplying at its output a binary signal with random transitions, said generator comprising a clock and a logic system which, on the one hand, effect the sampling of the binary signal with random transitions in synchonism with the frequency of said clock and, on the other hand, ensure the strict equiprobality of the two logic states of said binary signal with random transitions, without increasing the radius of correlation. The invention is more particularly applied to the stochastic coding of information with a view to calculation or transmission, with equidistribution of binary variable.

Inventors

  • 👤 Jean-Claude Hoffmann
  • 👤 Francis Castanie
  • 👤 Henri Crabere
  • 👤 Jean-Pierre Verdier
  • 👤 Norbert Voisin

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 03:49
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/84; H04; H04L; H04L9/00; H04L9/06; H04L9/065; H04L9/0656; H04L9/0662

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 102 words
A binary random noise generator for the stochastic coding of digital or analog information, comprising: means for generating a binary signal with random transitions; means for sampling said binary signal; a clock generating a clock signal; means for synchronizing said sampling means by said clock signal; a divider dividing said clock signal by two; an exclusive OR gate having two inputs, one of said inputs receiving the signal from said by-two divider and the other of said inputs receiving the signal from said sampling means, whereby the output of said exclusive OR gate has a strict equiprobability of its two logic states.
Claim 2
Dependent Claim 102 words
A binary random noise generator for the stochastic coding of digital or analog information, comprising: means for generating a binary signal with random transitions; means for sampling said binary signal; a clock generating a clock signal; means for synchronizing said sampling means by said clock signal; a divider dividing said clock signal by two; an exclusive OR gate having two inputs, one of said inputs receiving the signal from said by-two divider and the other of said inputs receiving the signal from said sampling means, whereby the output of said exclusive OR gate has a strict equiprobability of its two logic states.
Claim 3
Dependent Claim 55 words
A binary random noise generator as claimed in claim 1, wherein said means for generating a binary signal with random transitions comprises a Zener diode supplied by a DC voltage source and means for regulating said voltage source such that said Zener diode functions at a point near a bend in the voltage-current characteristic thereof.
Claim 4
Dependent Claim 54 words
A device for the stochastic coding of analog information comprising: a binary random noise generator as claimed in claim 1; at least one shift register with series input and parallel outputs, said input being connected to the output of said exclusive OR gate; and means for synchronizing said shift register by said clock signal.
Claim 5
Dependent Claim 44 words
A device for the stochastic coding of digital or analog information, comprising a plurality of binary random noise generators as claimed in claim 1, said generators being arranged in parallel and having a clock and a by-two divider common to all of said generators.

References Cited (Backward Citations)

US3366779A Cited
US3706941A Cited
US3758873A Cited
US3866029A Cited
US3946215A Cited
US3961169A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1982-11-26 1983-05-28 1983-11-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1986-11-26 1987-05-28 1987-11-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1990-11-26 1991-05-28 1991-11-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag