← Back to Patent Explorer
US4167759A Expired / Lapsed US ⏱️ 0.0 years remaining

Apparatus for inserting an address signal in a frame of the vertical blanking period of a television signal

Assignee: Sony Corp
•
Filing: 1977-07-26
•
Granted: 1979-09-11
•
Expires: 1997-07-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An editing system having a circuit for inserting an address signal in a vertical blanking period of a video signal, a generator for the SMPTE time code, a reader for reading the address signal in a vertical blanking period of a video signal, a reader for reading the SMPTE time code, and a preset circuit for presetting the SMPTE time code generator according to an output of the SMPTE time code reader.

Inventors

  • 👤 Katsuichi Tachi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 15:08
CPC Classifications
G; G11; G11B; G11B27/00; G11B27/10; G11B27/19; G11B27/28; G11B27/32; G11B27/322; G11B27/323; G11B15/00; G11B15/005; G11B27/02; G11B27/022; G11B27/024; G11B27/029; G11B27/30; G11B27/3027; G11B27/3036; G11B27/3054; G11B2220/00; G11B2220/90

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 190 words
An editing system comprising: (a) means for inserting a first address signal in the frames of a vertical blanking period of a video signal recorded on a video track of a tape; (b) means for generating a second address signal recorded on a longitudinal track of said tape; (c) a first reading circuit for reading said first address signal reproduced from said video track; (d) a second reading circuit for reading said second address signal reproduced from said longitudinal track; (e) means for selecting one address from either of said first address signal inserting means or said second address signal generating means in response to one of the outputs from said first and second reading circuits, (f) further comprising first means for supplying an output from said first reading circuit to said first address signal inserting means, further comprising second means for supplying an output from said second reading circuit to said second address signal generating means, wherein said first and second supply means for selecting include first and second switches, and further comprising means for controlling said second address signal generating means by said first address signal inserting means.
Claim 2
Dependent Claim 190 words
An editing system comprising: (a) means for inserting a first address signal in the frames of a vertical blanking period of a video signal recorded on a video track of a tape; (b) means for generating a second address signal recorded on a longitudinal track of said tape; (c) a first reading circuit for reading said first address signal reproduced from said video track; (d) a second reading circuit for reading said second address signal reproduced from said longitudinal track; (e) means for selecting one address from either of said first address signal inserting means or said second address signal generating means in response to one of the outputs from said first and second reading circuits, (f) further comprising first means for supplying an output from said first reading circuit to said first address signal inserting means, further comprising second means for supplying an output from said second reading circuit to said second address signal generating means, wherein said first and second supply means for selecting include first and second switches, and further comprising means for controlling said second address signal generating means by said first address signal inserting means.
Claim 3
Dependent Claim 25 words
An editing system according to claim 1 further comprising means for controlling said first address signal inserting means by said second address signal generating means.
Claim 4
Dependent Claim 21 words
An editing system according to claim 1 further comprising means for controlling said first and second reading circuits with each other.

References Cited (Backward Citations)

US3493674A Cited
US3576391A Cited
US3761611A Cited
US3931457A Cited
US3890638A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1982-09-10 1983-03-12 1983-09-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1986-09-10 1987-03-12 1987-09-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1990-09-10 1991-03-12 1991-09-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag