← Back to Patent Explorer
US4167708A Expired / Lapsed US ⏱️ 0.0 years remaining

Transistor amplifier

Assignee: Nippon Gakki Co Ltd
•
Filing: 1978-03-07
•
Granted: 1979-09-11
•
Expires: 1998-03-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A transistor amplifier comprises an input stage circuit and an output stage circuit direct-coupled to the input stage circuit: the input stage including complimentary paired transistors having bases commonly connected to an input terminal and emitters AC-wise grounded and further connected to constant current sources, respectively; the output stage being a single-ended push-pull amplifier circuit including complimentary paired transistors having bases connected to collectors of the input stage transistors, respectively, and emitters commonly connected to an output terminal. This transistor amplifier has advantages that it is simple in arrangement and that both its DC and AC operations are highly stabilized against variations in the ambient temperature and in the voltages of operating power supplies.

Inventors

  • 👤 Motoomi Goto

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 14:39
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/30; H03F3/3069; H03F3/3076; H03F1/00; H03F1/30; H03F1/307

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 173 words
A transistor amplifier comprising: a first transistor of pnp type having a base, a collector connected through a resistor to a negative potential line, and an emitter grounded through a capacitor and connected through a constant current source to a positive potential line; a second transistor of npn type having a base coupled to the base of said first transistor and connected to an input terminal of said transistor amplifier, a collector connected through a resistor to said positive potential line, and an emitter grounded through a capacitor and connected through a constant current source to said negative potential line; a third transistor of pnp type having a base connected to the collector of said first transistor, a collector connected to an appropriate negative potential line, and an emitter connected to an output terminal of said transistor amplifier; and a fourth transistor of npn type having a base connected to the collector of said second transistor, a collector connected to an appropriate positive potential line, and an emitter connected to said output terminal.
Claim 2
Dependent Claim 173 words
A transistor amplifier comprising: a first transistor of pnp type having a base, a collector connected through a resistor to a negative potential line, and an emitter grounded through a capacitor and connected through a constant current source to a positive potential line; a second transistor of npn type having a base coupled to the base of said first transistor and connected to an input terminal of said transistor amplifier, a collector connected through a resistor to said positive potential line, and an emitter grounded through a capacitor and connected through a constant current source to said negative potential line; a third transistor of pnp type having a base connected to the collector of said first transistor, a collector connected to an appropriate negative potential line, and an emitter connected to an output terminal of said transistor amplifier; and a fourth transistor of npn type having a base connected to the collector of said second transistor, a collector connected to an appropriate positive potential line, and an emitter connected to said output terminal.
Claim 3
Dependent Claim 21 words
A transistor amplifier according to claim 1, further comprising: a resistor network for coupling said output terminal to said input terminal.
Claim 4
Dependent Claim 34 words
A transistor amplifier according to claim 2, in which: the emitters of said third and second transistors are connected together via a potentiometer having a slider tap which is connected to said output terminal.

References Cited (Backward Citations)

US4015212A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1982-09-10 1983-03-12 1983-09-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1986-09-10 1987-03-12 1987-09-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1990-09-10 1991-03-12 1991-09-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag