← Back to Patent Explorer
US4167707A Expired / Lapsed US ⏱️ 0.0 years remaining

Symmetrical digital phase shifter

Assignee: AEG Westinghouse Industrial Automation Corp
•
Filing: 1978-03-16
•
Granted: 1979-09-11
•
Expires: 1998-03-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A symmetrical phase shifter generates two signals shifted symmetrically from an inputted single signal, using digital delay lines.

Inventors

  • 👤 Robert S. Gemp

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 08:37
CPC Classifications
H; H02; H02M; H02M7/00; H02M7/42; H02M7/44; H02M7/48; H02M7/483; H02M7/49; H03; H03K; H03K5/00; H03K5/13; H03K5/135

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 132 words
Symmetrical digital phase shifter for generating in relation to an input signal a right output signal and a left output signal said right and left output signals being shifted symmetrically in opposite directions by a predetermined same amount relative to the phase of said input signal, comprising: first delay means for delaying said input signal by a time amount equal to a given amount minus said predetermined same amount; second delay means for delaying said input signal by a time amount equal to said predetermined same amount to generate an intermediary signal; third delay means for delaying said intermediary signal by said given amount; said first and second delay means being digital delay means controlled in real time by a common counter, said third delay means being a constant phase shifter device.
Claim 2
Dependent Claim 132 words
Symmetrical digital phase shifter for generating in relation to an input signal a right output signal and a left output signal said right and left output signals being shifted symmetrically in opposite directions by a predetermined same amount relative to the phase of said input signal, comprising: first delay means for delaying said input signal by a time amount equal to a given amount minus said predetermined same amount; second delay means for delaying said input signal by a time amount equal to said predetermined same amount to generate an intermediary signal; third delay means for delaying said intermediary signal by said given amount; said first and second delay means being digital delay means controlled in real time by a common counter, said third delay means being a constant phase shifter device.
Claim 3
Dependent Claim 141 words
The symmetrical digital phase shifter of claim 1 with at least another input signal for generating another right output signal and another left output signal shifted symmetrically relative to the phase of said other input signal by an amount equal to said predetermined same amount, comprising: another first delay means for delaying said other input signal by a time amount equal to a given amount minus said predetermined same amount; another second delay means for delaying said other input signal by a time amount equal to said predetermined same amount to generate an additional intermediary signal; another third delay means for delaying said additional intermediary signal by said given amount; all said first and all said second delay means being digital delay means controlled in real time by a common counter, all said third delay means being constant phase shifter devices.

References Cited (Backward Citations)

US3500214A Cited
US3626202A Cited
US3833854A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1982-09-10 1983-03-12 1983-09-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1986-09-10 1987-03-12 1987-09-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1990-09-10 1991-03-12 1991-09-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag