← Back to Patent Explorer
US4163210A Expired / Lapsed US ⏱️ 0.0 years remaining

Arrangement for checking a contact inserted between a transmitter circuit and a receiver circuit to allow electrical signals to be transmitted

Assignee: Compagnie Internationale pour l'Informatique CII-Honeywell Bull SA
•
Filing: 1978-02-06
•
Granted: 1979-07-31
•
Expires: 1998-02-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An arrangement for checking contact betweena transmitter circuit situated upstream and a receiver circuit situated downstream, the contact being made to enable electrical signals corresponding to 1 and 0 logic states produced by the transmitter circuit to be transmitted in series to an input of the receiver circuit, is characterized in that it is formed by a first circuit situated upstream of the contact at the output of the transmitter circuit and a second circuit which is situated downstream of the contact at the input to the receiver circuit, the first circuit being designed to produce, at a first output connected to the second circuit, and if the contact is satisfactory, a current in a predetermined direction or the opposite direction in the presence of a signal representing a 1 or 0 logic state emitted by the transmitter circuit, the second circuit being designed to generate, at an output connected to the input of the receiver circuit, a signal corresponding to the logic state generated by the transmitter circuit when a current in the corresponding direction is emitted by the first circuit, the first circuit emitting a signal at a second output when the said current is present, this signal thus indicating that the contact is satisfactory.

Inventors

  • 👤 Georges M. Giraud

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 20:47
CPC Classifications
H; H04; H04L; H04L1/00; G; G01; G01R; G01R31/00; G01R31/50; G01R31/52; G01R31/54; G01R31/66; G01R31/68; G01R31/69

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 200 words
An arrangement for checking the quality of contact between a transmitter circuit situated upstream and a receiver circuit situated downstream, the contact being made to enable electrical signals corresponding to logic 1 and 0 states produced by the transmitter circuit to be transmitted in series to an input of the receiver circuit, comprising first circuit means situated upstream of the contact and connected to receive the output of the transmitter circuit, second circuit means situated downstream of the contact and connected to the input of the receiver circuit, the first circuit means being adapted to produce, at a first output, a continuous current in a predetermined direction or the opposite direction in the presence of a transmitter signal at the transmitter output representing a logic 1 or 0 state, the second circuit being adapted to generate, at an output connected to the input of the receiver circuit, a signal corresponding to the logic state generated by the transmitter circuit when said continuous current in the corresponding direction is emitted by the first circuit, the first circuit being adapted to emit a signal at a second output when the said continuous current is present for indicating that the contact is satisfactory.
Claim 2
Dependent Claim 200 words
An arrangement for checking the quality of contact between a transmitter circuit situated upstream and a receiver circuit situated downstream, the contact being made to enable electrical signals corresponding to logic 1 and 0 states produced by the transmitter circuit to be transmitted in series to an input of the receiver circuit, comprising first circuit means situated upstream of the contact and connected to receive the output of the transmitter circuit, second circuit means situated downstream of the contact and connected to the input of the receiver circuit, the first circuit means being adapted to produce, at a first output, a continuous current in a predetermined direction or the opposite direction in the presence of a transmitter signal at the transmitter output representing a logic 1 or 0 state, the second circuit being adapted to generate, at an output connected to the input of the receiver circuit, a signal corresponding to the logic state generated by the transmitter circuit when said continuous current in the corresponding direction is emitted by the first circuit, the first circuit being adapted to emit a signal at a second output when the said continuous current is present for indicating that the contact is satisfactory.
Claim 3
Dependent Claim 189 words
A checking arrangement according to claim 1, wherein the first circuit comprises: converting means having first and second inputs connected to first and second outputs, respectively, of the transmitter circuit which emits signals corresponding to the logic 1 and 0 states to be transmitted to the receiver circuit and an output; selective coupling means for coupling said output of the converting means to the second circuit via the contact, when the contact is satisfactory; mixing means having two inputs connected to respective ones of two outputs of the selective coupling means, the converting means being adapted to generate, at the output connected to the selective coupling means, a current in a predetermined direction or the opposite direction when a signal is present at one of its two inputs, the selective coupling means being adapted to generate from the said two outputs second signals in predetermined logic states when the said currents of opposite direction are respectively present, the mixing means being adapted to generate a signal at its output indicative of a satisfactory contact when a signal is present at one of the two inputs of the mixing means.
Claim 4
Dependent Claim 50 words
A checking arrangement according to claim 2, wherein the second circuit means having its output connected to the receiver circuit includes second converter means having one input connected to the output of the first converter means via the selective coupling means and via the contact, when the latter is satisfactory.
Claim 5
Dependent Claim 87 words
A checking arrangement according to claim 3, wherein the converting means includes first and second converter circuits for connecting respective inputs of the converting means to the outputs of the transmitter circuit, each of the first and second converter circuits consisting of a transistor connected in a blocked condition and means to unblock said transistor when a signal is present at the input to the first circuit and thus to produce a current of predetermined direction or the opposite direction at the output of the first means.
Claim 6
Dependent Claim 78 words
A checking arrangement according to claim 4, wherein the selective coupling means contain first and second opto-electronic couplers each consisting of a diode and a transistor, the transistor of each coupler adapted to be saturated by the current which is generated in a predetermined direction from the output of the converting means when it flows through the diode of this coupler, with the result that a signal is generated at a corresponding output of the selective coupling means.

References Cited (Backward Citations)

US3500318A Cited
US3633016A Cited
US3706987A Cited
US3943348A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1982-07-30 1983-01-29 1983-07-31 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1986-07-30 1987-01-29 1987-07-31 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1990-07-30 1991-01-29 1991-07-31 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag