← Back to Patent Explorer
US4159561A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of making a substrate contact for an integrated circuit

Assignee: RCA Corp
•
Filing: 1977-12-19
•
Granted: 1979-07-03
•
Expires: 1997-12-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Electrical contact to the substrate of a COS/MOS integrated circuit made with a four photomask process and having a well region of conductivity type opposite to that of the substrate is made by ion implanting through the bond pad openings to reconvert portions of the well to the opposite conductivity type thereby allowing contact to be made to the underlying substrate from the top surface.

Inventors

  • 👤 Andrew G. F. Dingwall

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 19:51
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/021; H10D; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/0186; H10D84/02; H10D84/03; H10D84/038

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 208 words
An improved method for altering the threshold voltage characteristics of individual, isolated silicon gate IGFETs comprising the steps of: (a) forming a plurality of IGFETs having silicon gates on a single substrate; (b) forming metal contacts to said IGFETs, said metal contacts not overlying the gates of selected ones of said IGFETs; (c) forming a protective oxide layer over said IGFETs and over said metal contacts; wherein the improvement comprises: (a) photolithographically defining an etch resistant mask through which are exposed the portions of said protective oxide layer which overlie: (i) selected portions of said metal contacts, which selected portions of said metal contacts are used as bond pads; and (ii) selected ones of said silicon gates, which selected ones of said silicon gates are the individual, isolated silicon gate IGFETs whose threshold voltage characteristics are to be modified; (b) removing said exposed portions of said protective oxide layer by etching, thereby exposing said selected portions of said metal contacts and the silicon gates of said selected ones of said IGFETs; then (c) ion implanting selected conductivity modifiers through said selected isolated silicon gates, through the underlying gate insulator and into the channel region of the selected IGFETs, thereby modifying the threshold voltage characteristics of said selected IGFETs.
Claim 2
Dependent Claim 208 words
An improved method for altering the threshold voltage characteristics of individual, isolated silicon gate IGFETs comprising the steps of: (a) forming a plurality of IGFETs having silicon gates on a single substrate; (b) forming metal contacts to said IGFETs, said metal contacts not overlying the gates of selected ones of said IGFETs; (c) forming a protective oxide layer over said IGFETs and over said metal contacts; wherein the improvement comprises: (a) photolithographically defining an etch resistant mask through which are exposed the portions of said protective oxide layer which overlie: (i) selected portions of said metal contacts, which selected portions of said metal contacts are used as bond pads; and (ii) selected ones of said silicon gates, which selected ones of said silicon gates are the individual, isolated silicon gate IGFETs whose threshold voltage characteristics are to be modified; (b) removing said exposed portions of said protective oxide layer by etching, thereby exposing said selected portions of said metal contacts and the silicon gates of said selected ones of said IGFETs; then (c) ion implanting selected conductivity modifiers through said selected isolated silicon gates, through the underlying gate insulator and into the channel region of the selected IGFETs, thereby modifying the threshold voltage characteristics of said selected IGFETs.
Claim 3
Dependent Claim 17 words
The method of claim 1 wherein said step of photolithographically defining is accomplished using a single photomask.

References Cited (Backward Citations)

US4050965A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1982-07-02 1983-01-01 1983-07-03 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1986-07-02 1987-01-01 1987-07-03 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1990-07-02 1991-01-01 1991-07-03 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag