← Back to Patent Explorer
US4158820A Expired / Lapsed US ⏱️ 0.0 years remaining

Low level preamplifier circuit

Assignee: Crown International Inc
•
Filing: 1978-02-01
•
Granted: 1979-06-19
•
Expires: 1998-02-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a low level audio preamplifier circuit having complementary connected PNP and NPN bipolar transistors for receiving the audio input from a low level transducer such as a tape head, in which induced distortion from externally generated radio frequency energy is cancelled with minimal loss of audio fidelity.

Inventors

  • 👤 Gerald R. Stanley

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 10:00
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/181; H03F3/183; H03F1/00; H03F1/32; H03F1/3217; H03G; H03G3/00; H03G3/02; H03G3/04; H03G3/10

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 132 words
A low level preamplifier circuit for an audio input comprising an NPN bipolar transistor, a PNP bipolar transistor, an operational amplifier, the bases of said transistors connected in AC common for receiving the audio input, the emitters of said transistors connected in an AC common, means for similarly biasing said transistor emitters, the collectors of said transistors being connected in a summing mode to the input terminal of said operational amplifier, whereby RFI input into said transistor bases generates complementary cancelling distortion in said transistor collectors, and an equalization network means for controlling frequency response and gain by use of negative feedback, said equalization network means connected between the output of said operational amplifier and the emitters of said transistors, said transistor emitters connected in AC common with said equalization network means.
Claim 2
Dependent Claim 132 words
A low level preamplifier circuit for an audio input comprising an NPN bipolar transistor, a PNP bipolar transistor, an operational amplifier, the bases of said transistors connected in AC common for receiving the audio input, the emitters of said transistors connected in an AC common, means for similarly biasing said transistor emitters, the collectors of said transistors being connected in a summing mode to the input terminal of said operational amplifier, whereby RFI input into said transistor bases generates complementary cancelling distortion in said transistor collectors, and an equalization network means for controlling frequency response and gain by use of negative feedback, said equalization network means connected between the output of said operational amplifier and the emitters of said transistors, said transistor emitters connected in AC common with said equalization network means.
Claim 3
Dependent Claim 127 words
A low level preamplifier circuit for an audio input comprising an NPN bipolar transistor, a PNP bipolar transistor, an operational amplifier, the bases of said transistors connected in AC common for receiving said input from an audio source, the emitters of said transistors connected in an AC common, means for similarly biasing said transistor emitters, the collectors of said transistors being connected in a summing mode to the input terminal of said operational amplifier, whereby RFI input into said transistor bases generates complementary cancelling distortion in said transistor collectors, and a RFI filtering coil connected between said source and the bases of said transistors, a RFI filtering capacitor connected in series with said filtering coil between said transistor bases and transistor emitters at their AC common connection.
Claim 4
Dependent Claim 127 words
A low level preamplifier circuit for an audio input comprising an NPN bipolar transistor, a PNP bipolar transistor, an operational amplifier, the bases of said transistors connected in AC common for receiving said input from an audio source, the emitters of said transistors connected in an AC common, means for similarly biasing said transistor emitters, the collectors of said transistors being connected in a summing mode to the input terminal of said operational amplifier, whereby RFI input into said transistor bases generates complementary cancelling distortion in said transistor collectors, and a RFI filtering coil connected between said source and the bases of said transistors, a RFI filtering capacitor connected in series with said filtering coil between said transistor bases and transistor emitters at their AC common connection.
Claim 5
Dependent Claim 62 words
The preamplifier circuit of claim 1 or 2 and a pair of positive and negative complementary DC supply sources, said transistor emitters biasing means including a first resistor means connected between the negative DC supply source and the emitter of said NPN transistor and a second resistor means connected between the positive DC supply source and the emitter of said PNP transistor.

References Cited (Backward Citations)

SU313280A1 Cited
US2762870A Cited
US2802067A Cited
US4035737A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1982-06-18 1982-12-18 1983-06-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1986-06-18 1986-12-18 1987-06-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1990-06-18 1990-12-18 1991-06-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag