US4156900A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and circuit arrangement for sequencing microinstruction sequences in data processing equipment
Assignee: Wincor Nixdorf International GmbH
•
Filing: 1977-04-18
•
Granted: 1979-05-29
•
Expires: 1997-04-18
Abstract
Abstract A circuit for sequencing microinstruction sequences in data processing equipment in which during the course of a primary sequence subroutine jumps are performed and subsequences are carried out and at the end of each, a return jump into the primary sequence takes place due to the control provided by a temporarily stored return jump address at a point in the sequence at which a two-part branching instruction is to be evaluated. The first part of the branching instruction characterizes a branching function which is to be carried out dependent on a decision which is specified in the second part thereof. The circuit includes a microinstruction storage from which microinstruction sequences are taken over depending upon the output signals from a central fixed-cycle control circuit fed into a microinstruction register and a recoder which is arranged thereafter. The central fixed-cycle control circuit feeds into the microinstruction register, through a control signal which characterizes a return jump, a first output signal for maintaining the return jump instruction stored in the microinstruction register and a second output signal for the additional taking over of the branching instruction which is controlled by the return jump address which is transmitted into a microinstruction address register.
Inventors
- 👤 Gerhard Gruno
- 👤 Wolfgang Matschke
- 👤 Wolfgang Lohnstein
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 12:17
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/22; G06F9/26; G06F9/262; G06F9/264; G06F9/265
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
323 words
In a circuit arrangement for executing a first portion microinstruction sequence in data processing equipment wherein during the course of a primary sequence a jump to a subsequence occurs and at the end of the execution of said subsequence, a return jump to the primary sequence occurs for execution of a second portion of said microinstruction sequence, the improvement comprising: microinstruction storage means containing the primary sequence and the subsequence with the first portion of the primary sequence terminating with a jump instruction and an associated address code immediately followed by a second part of a two-part branching instruction and the subsequence terminating with a return jump code which forms the first part of said two-part branching instruction; a microinstruction register having two input terminals connected to said microinstruction storage means for respectively receiving said first and second parts of said branching instruction to indicate the instruction to be executed; central fixed cycle control means for producing first and second sequentially spaced output signals, said central fixed cycle control means being connected to the microinstruction register for effecting a transfer of the microinstruction currently in the microinstruction store to the microinstruction register, said microinstruction storage means and said control means first transferring said first part of said branching instruction to said microinstruction register simultaneous with the occurrence of said first output signal; a decoder responsive to the appearance in said microinstruction register of said first part of said branching instruction and producing first and second signals; said central fixed cycle control means being connected to said decoder and being responsive to said first signal to effect a maintaining of said first part of said two-part branching instruction in said microinstruction register; and return address register means responsive to said second signal from said decoder for effecting a transfer of said second part of said branching instruction to said microinstruction register simultaneous with the occurrence of said second output signal from said control means.
Claim 2
Dependent Claim
323 words
In a circuit arrangement for executing a first portion microinstruction sequence in data processing equipment wherein during the course of a primary sequence a jump to a subsequence occurs and at the end of the execution of said subsequence, a return jump to the primary sequence occurs for execution of a second portion of said microinstruction sequence, the improvement comprising: microinstruction storage means containing the primary sequence and the subsequence with the first portion of the primary sequence terminating with a jump instruction and an associated address code immediately followed by a second part of a two-part branching instruction and the subsequence terminating with a return jump code which forms the first part of said two-part branching instruction; a microinstruction register having two input terminals connected to said microinstruction storage means for respectively receiving said first and second parts of said branching instruction to indicate the instruction to be executed; central fixed cycle control means for producing first and second sequentially spaced output signals, said central fixed cycle control means being connected to the microinstruction register for effecting a transfer of the microinstruction currently in the microinstruction store to the microinstruction register, said microinstruction storage means and said control means first transferring said first part of said branching instruction to said microinstruction register simultaneous with the occurrence of said first output signal; a decoder responsive to the appearance in said microinstruction register of said first part of said branching instruction and producing first and second signals; said central fixed cycle control means being connected to said decoder and being responsive to said first signal to effect a maintaining of said first part of said two-part branching instruction in said microinstruction register; and return address register means responsive to said second signal from said decoder for effecting a transfer of said second part of said branching instruction to said microinstruction register simultaneous with the occurrence of said second output signal from said control means.
Claim 3
Dependent Claim
88 words
The improved circuit according to claim 1, wherein said central fixed cycle control means includes a pair of AND-gates each having a pair of input terminals, the output terminal on each thereof being connected to a respective one of said input terminals to said microinstruction register and a control circuit having at least two output terminals each connected to one of said input terminals on a respective one of said AND-gates, said other input terminal to said AND-gates being connected to the other of said microinstruction storage means.
Claim 4
Dependent Claim
231 words
In a method for sequencing microinstruction sequences in data processing equipment wherein during the course of a primary sequence a jump to a subroutine occurs and at the end of a subroutine sequence, a return jump to the primary sequence occurs, the improvement comprising the following steps: sequencing a primary sequence until the occurrence of a jump instruction to a subsequence whereat said primary sequence is temporarily halted; sequencing said subsequence until the occurrence of a return jump instruction back to said primary sequence whereat said return jump instruction is transferred to a first part of a two-part microinstruction register simultaneous with the occurrence of a first signal from a central fixed cycle control means to form a first part of a two-part branching instruction; producing first and second signals indicative of the presence of said first part of said two-part branching instruction, in said first part of said microinstruction register, said first signal effecting a maintaining of said first part of said two-part branching instructions in said first part of said microinstruction register, said second signal effecting a transfer of a second part of said two-part branching instruction in said primary sequence from said microinstruction storage means to a second part of said microinstruction register simultaneous with the occurrence of a second signal from said central fixed cycle control means to form a second part of said two-part branching instruction.
Claim 5
Dependent Claim
231 words
In a method for sequencing microinstruction sequences in data processing equipment wherein during the course of a primary sequence a jump to a subroutine occurs and at the end of a subroutine sequence, a return jump to the primary sequence occurs, the improvement comprising the following steps: sequencing a primary sequence until the occurrence of a jump instruction to a subsequence whereat said primary sequence is temporarily halted; sequencing said subsequence until the occurrence of a return jump instruction back to said primary sequence whereat said return jump instruction is transferred to a first part of a two-part microinstruction register simultaneous with the occurrence of a first signal from a central fixed cycle control means to form a first part of a two-part branching instruction; producing first and second signals indicative of the presence of said first part of said two-part branching instruction, in said first part of said microinstruction register, said first signal effecting a maintaining of said first part of said two-part branching instructions in said first part of said microinstruction register, said second signal effecting a transfer of a second part of said two-part branching instruction in said primary sequence from said microinstruction storage means to a second part of said microinstruction register simultaneous with the occurrence of a second signal from said central fixed cycle control means to form a second part of said two-part branching instruction.
References Cited (Backward Citations)
US3226694A
Cited
US3416138A
Cited
US3418638A
Cited
US3636523A
Cited
US4079447A
Cited
US3979725A
Cited
US3909797A
Cited
US3980991A
Cited
US4057850A
Cited
US3972029A
Cited
US4073006A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1982-05-28 | 1982-11-27 | 1983-05-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1986-05-28 | 1986-11-27 | 1987-05-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1990-05-28 | 1990-11-27 | 1991-05-29 | $7700.00 | Window Closed / Lapsed |