US4151473A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Phase detector circuit
Assignee: Harris Corp
•
Filing: 1977-11-18
•
Granted: 1979-04-24
•
Expires: 1997-11-18
Abstract
Abstract A phase detector which includes gated current generators for converting one of two signals which are to be phase compared into a periodic signal of generally triangular form. The other of the two signals triggers periodic sampling of the triangular signal. A "hold" capacitor stores the sampled signals between sampling intervals, and provides the phase detector output signal. Logic gating disables the current generators during the sampling intervals so that the amplitude of the triangular waveform will not change during those intervals.
Inventors
- 👤 John R. Coleman
- 👤 Clyde Washburn
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 09:50
CPC Classifications
H; H03; H03D; H03D13/00; H03D13/005; H03D13/006; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/085; H03L7/089; H03L7/091; H03L7/16; H03L7/18; H03L7/183
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
237 words
A circuit responsive to first and second input signals for providing an output signal having a level indicating the phase difference between said first and second signals, comprising: capacitor means responsive to currents supplied thereto for developing a signal thereacross having a level corresponding to the integral of said currents supplied thereto; current source means responsive to a first gating signal for sourcing current to said capacitor means; current sink means responsive to a second gating signal for sinking current from said capacitor means; gating signal supply means responsive to said first input signal for alternately, and in synchronism with said first signal, providing said first gating signal to said current source means and then said second gating signal to said current sink means whereby current is alternately sourced to and then sinked from said capacitor means so that a periodic waveform is developed across said capacitor means, said waveform being synchronized with said first input signal; and, output means for sampling the level of said waveform at intervals in synchronism with said second signal and for also disabling said first and second gating signals during said sampling whereby the level of said waveform is substantially constant during said sampling, said output means providing an output signal having a level corresponding to the level of said waveform during said sampling, said level of said output signal thus indicating the phase difference between said first and second signals.
Claim 2
Dependent Claim
237 words
A circuit responsive to first and second input signals for providing an output signal having a level indicating the phase difference between said first and second signals, comprising: capacitor means responsive to currents supplied thereto for developing a signal thereacross having a level corresponding to the integral of said currents supplied thereto; current source means responsive to a first gating signal for sourcing current to said capacitor means; current sink means responsive to a second gating signal for sinking current from said capacitor means; gating signal supply means responsive to said first input signal for alternately, and in synchronism with said first signal, providing said first gating signal to said current source means and then said second gating signal to said current sink means whereby current is alternately sourced to and then sinked from said capacitor means so that a periodic waveform is developed across said capacitor means, said waveform being synchronized with said first input signal; and, output means for sampling the level of said waveform at intervals in synchronism with said second signal and for also disabling said first and second gating signals during said sampling whereby the level of said waveform is substantially constant during said sampling, said output means providing an output signal having a level corresponding to the level of said waveform during said sampling, said level of said output signal thus indicating the phase difference between said first and second signals.
Claim 3
Dependent Claim
70 words
A circuit as set forth in claim 1, wherein said first signal comprises a gating signal and wherein said gating signal supply means comprises means for supplying said first signal as a gating signal to one of said current source means or current sink means, and for supplying the inverse of said first signal as a gating signal to the other of said current source means or current sink means.
Claim 4
Dependent Claim
146 words
A circuit as set forth in claim 1, for use in a system wherein said first and second signals are to be synchronized so that, when said signals are in synchronism, said sampling will occur at a known point on said waveform, whereby said output means will serve to disable a known one of said current source means or current sink means during said sampling, said current levels of said current source means and current sink means being selected so that said known one of said means has a current level which is greater than the current level of the other of said means by an amount selected to compensate for said sampling, and of a time duration such that a known limiting voltage is imposed upon said capacitor means at least at the end of a selected one of said first and second gating signal.
Claim 5
Dependent Claim
77 words
A circuit as set forth in claim 1, wherein said output means includes sample and hold means comprising a second capacitor, sample gating means responsive to a sample signal for connecting said second capacitor to said capacitor means so that said second capacitor will acquire a sample signal corresponding in level to the level of said waveform, and means for deriving a periodic sample signal from said second signal whereby said second capacitor periodically samples said waveform.
Claim 6
Dependent Claim
175 words
A phase detector comprising: capacitor means responsive to current signals supplied thereto for developing a signal thereacross having a level corresponding to the integral of said current signal; gated current generator means responsive to at least one gating signal derived from a first signal, said gating signal causing said gated current generator means to supply a periodically varying current signal to said capacitor means in synchronism with said first signal, whereby a periodically varying signal is developed across said capacitor means, said gated current generator means not supplying said current signal when said gating signal is disabled; and, output means for sampling the level of said periodically varying signal in synchronism with a second signal and for also disabling said gating signal during said sampling whereby said periodically varying signal is substantially constant during said sampling, said output means providing an output signal having a level corresponding to the level of said periodically varying signal during said sampling, said level of said output signal thus indicating the phase difference between said first and second signals.
Claim 7
Dependent Claim
175 words
A phase detector comprising: capacitor means responsive to current signals supplied thereto for developing a signal thereacross having a level corresponding to the integral of said current signal; gated current generator means responsive to at least one gating signal derived from a first signal, said gating signal causing said gated current generator means to supply a periodically varying current signal to said capacitor means in synchronism with said first signal, whereby a periodically varying signal is developed across said capacitor means, said gated current generator means not supplying said current signal when said gating signal is disabled; and, output means for sampling the level of said periodically varying signal in synchronism with a second signal and for also disabling said gating signal during said sampling whereby said periodically varying signal is substantially constant during said sampling, said output means providing an output signal having a level corresponding to the level of said periodically varying signal during said sampling, said level of said output signal thus indicating the phase difference between said first and second signals.
Claim 8
Dependent Claim
64 words
A phase detector as set forth in claim 5, wherein said gated current generator means comprises a gated current source and a gated current sink, said source and sink being alternately enabled by said at least one gating signal in synchronism with said first signal whereby current is alternately sourced to and then sinked from said capacitor means in synchronism with said first signal.
References Cited (Backward Citations)
US3314014A
Cited
US3328705A
Cited
US3586878A
Cited
US3714463A
Cited
US3866133A
Cited
US3989931A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1982-04-23 | 1982-10-23 | 1983-04-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1986-04-23 | 1986-10-23 | 1987-04-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1990-04-23 | 1990-10-23 | 1991-04-24 | $7700.00 | Window Closed / Lapsed |