← Back to Patent Explorer
US4146873A Expired / Lapsed US ⏱️ 0.0 years remaining

Gray code reader

Assignee: Yamato Scale Co Ltd
•
Filing: 1977-03-17
•
Granted: 1979-03-27
•
Expires: 1997-03-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An analog to digital convertor for converting mechanical motion to an electric digital signal which includes a code plate carrying gray codes for measuring displacement, and codes for parity bits and parity check control bits wherein the parity bits detect the occurrence of a readout error while the parity check control bits detect an incorrect parity check caused by errors in the sensing operation such as dirt, dust, or damaged sensing elements.

Inventors

  • 👤 Masami Yamanaka
  • 👤 Hiroshi Higuchi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 20:58
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/12; H03M1/22; H03M1/24; H03M1/28; H03M1/30

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 229 words
A gray code reader comprising a code plate carrying grade codes, gray code reading means arranged in one-to-one correspondence with the bits of said gray codes for reading said gray codes and a decoder coupled to the outputs of said reading means for decoding the gray codes as read out, said code plate further carrying a parity bit gray code and a parity check control bit gray code arrange side by side with the first said gray codes, said parity check control bit gray code consisting of first bits or areas lying respectively across the boundaries of said parity bit gray code and second bits or areas occupying the remaining portions between the first said parity control bits or areas and said gray code reader further comprises parity bit gray code reading means and parity check control bit reading means arranged in correspondence with said parity bit gray code and said parity check control bit gray code producing parity bits and parity check control bits, a parity check circuit coupled to the outputs of said gray code reading means and parity bit reading means for executing parity check operation, and a parity check control circuit coupled to the output of said parity check control bit reading means for interrupting said parity check operation in response to read-out of the first bit by said parity check control bit reading means.
Claim 2
Dependent Claim 229 words
A gray code reader comprising a code plate carrying grade codes, gray code reading means arranged in one-to-one correspondence with the bits of said gray codes for reading said gray codes and a decoder coupled to the outputs of said reading means for decoding the gray codes as read out, said code plate further carrying a parity bit gray code and a parity check control bit gray code arrange side by side with the first said gray codes, said parity check control bit gray code consisting of first bits or areas lying respectively across the boundaries of said parity bit gray code and second bits or areas occupying the remaining portions between the first said parity control bits or areas and said gray code reader further comprises parity bit gray code reading means and parity check control bit reading means arranged in correspondence with said parity bit gray code and said parity check control bit gray code producing parity bits and parity check control bits, a parity check circuit coupled to the outputs of said gray code reading means and parity bit reading means for executing parity check operation, and a parity check control circuit coupled to the output of said parity check control bit reading means for interrupting said parity check operation in response to read-out of the first bit by said parity check control bit reading means.
Claim 3
Dependent Claim 73 words
A gray code reader according to claim 1 wherein the following equation is fulfilled: d ≦ D - W where d is the effective width of said parity check control bit reading means, which is substantially equal to effective widths of said gray code reading means and parity bit reading means, D is the interval of said boundaries and W is the width of said second bit of said parity check control bit.

References Cited (Backward Citations)

US2713084A Cited
US3187325A Cited
US3548397A Cited
US3594735A Cited
US3947843A Cited
US3913095A Cited
US4025914A Cited
US3938083A Cited
US3999064A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1982-03-26 1982-09-25 1983-03-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1986-03-26 1986-09-25 1987-03-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1990-03-26 1990-09-25 1991-03-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag