← Back to Patent Explorer
US4145757A Expired / Lapsed US ⏱️ 0.0 years remaining

Fault tolerant bubble memory with redundancy using a stationary register on a single chip

Assignee: SK Hynix Inc
•
Filing: 1977-10-12
•
Granted: 1979-03-20
•
Expires: 1997-10-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a field access type bubble memory system using a major loop-minor loop organization, additional redundant minor loops are included in each memory chip so that defective minor loops may be discarded and the memory retain its nominal capacity. Thus, the total number of minor loops is in excess of the nominal capacity. A stationary register is placed adjacent to and parallel to a major loop and has as many register positions as the total number of minor loops on the chip. An appropriate binary code identifies in the appropriate register location the corresponding minor loop which is defective, including nominally defective minor loops, if necessary, so that a number of minor loops equal to the nominal capacity of the memory are identified as good. Each time the memory is accessed, the contents of the register are accessed, nondestructively, and read into and merged with the contents of the major loop on an every other one basis. Appropriate logic identifies on an every other one basis which minor loop is to receive data and from which data can be read.

Inventors

  • 👤 G. Patrick Bonnie

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 11:51
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/70; G11C29/86; G11C19/00; G11C19/02; G11C19/08; G11C19/0875

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 198 words
A fault tolerant bubble memory device comprising, in a field access type bubble memory system using major loop-minor loop configuration, additional redundant minor loops, all minor loops being associated with a single major loop, so that defective minor loops may be disregarded and retain nominal memory capacity, a stationary register having as many register positions as the total number of minor loops placed parallel to and adjacent to the major loop in a position shifted location said stationary register being comprised of a serial propagation track whereby bubble elements move from one location to another in the presence of a rotating in-plane magnetic field, a pattern of idler elements placed in an array form parallel and adjacent to said propagation track and an electrical conductor generally following the path of said propagation track and having associated with each idler element a current loop of said conductor such that pulses of current in said conductor may control transfer of bubbles between said propagation track and said idlers, and a merge device coupled with said major loop and said register so that the contents of said register and said major loop may be merged on an every other one basis.
Claim 2
Dependent Claim 198 words
A fault tolerant bubble memory device comprising, in a field access type bubble memory system using major loop-minor loop configuration, additional redundant minor loops, all minor loops being associated with a single major loop, so that defective minor loops may be disregarded and retain nominal memory capacity, a stationary register having as many register positions as the total number of minor loops placed parallel to and adjacent to the major loop in a position shifted location said stationary register being comprised of a serial propagation track whereby bubble elements move from one location to another in the presence of a rotating in-plane magnetic field, a pattern of idler elements placed in an array form parallel and adjacent to said propagation track and an electrical conductor generally following the path of said propagation track and having associated with each idler element a current loop of said conductor such that pulses of current in said conductor may control transfer of bubbles between said propagation track and said idlers, and a merge device coupled with said major loop and said register so that the contents of said register and said major loop may be merged on an every other one basis.
Claim 3
Dependent Claim 26 words
The structure of claim 1 wherein said stationary register releases its contents in response to a current pulse on a conductor operatively associated with said register.

References Cited (Backward Citations)

US4056812A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1982-03-19 1982-09-18 1983-03-20 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1986-03-19 1986-09-18 1987-03-20 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1990-03-19 1990-09-18 1991-03-20 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag