US4140560A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Process for manufacture of fast recovery diodes
Assignee: Infineon Technologies Americas Corp
•
Filing: 1977-06-20
•
Granted: 1979-02-20
•
Expires: 1997-06-20
Abstract
Abstract A high speed or fast recovery diode having soft turn-off characteristics has gold atoms diffused in a silicon wafer to reduce minority carrier lifetime. The gold atom density gradient is relatively high across the thickness of the wafer. A novel process is used to form the gold atom density gradient in which a shallow surface layer of phosphorus is diffused into the wafer and the shallow phosphorus diffusion is removed from one of the wafer surfaces. Gold is then plated onto the wafer and is sintered into the wafer through the phosphorus-free surface with a high gradient since gold atoms will not penetrate the wafer where the thin phosphorus coating remains.
Inventors
- 👤 Vladimir Rodov
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 21:07
CPC Classifications
H; H10; H10P; H10P32/00; H10P32/10; H10P32/18; H10D; H10D62/00; H10D62/80; H10D62/83; H10D62/834; H10P32/17; H10P32/171; Y; Y10; Y10S; Y10S438/00; Y10S438/904
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
93 words
A process for manufacture of a fast recovery diode having soft turn-off characteristics comprising the steps of forming at least one P-N junction in a semiconductor wafer, and thereafter diffusing a relatively thin phosphorus region into one surface of said wafer which region has a depth substantially less than the depth of said P-N junction, and thereafter diffusing gold into the opposite surface of said wafer, whereby said thin phosphorus region acts as a mask and prevents the diffusion of gold therethrough, and whereby said gold has a concentration gradient across said wafer.
Claim 2
Dependent Claim
93 words
A process for manufacture of a fast recovery diode having soft turn-off characteristics comprising the steps of forming at least one P-N junction in a semiconductor wafer, and thereafter diffusing a relatively thin phosphorus region into one surface of said wafer which region has a depth substantially less than the depth of said P-N junction, and thereafter diffusing gold into the opposite surface of said wafer, whereby said thin phosphorus region acts as a mask and prevents the diffusion of gold therethrough, and whereby said gold has a concentration gradient across said wafer.
Claim 3
Dependent Claim
35 words
The process of claim 1 wherein said thin phosphorus region has a depth which would be reached by heating said wafer in POCl 3 at a temperature of about 1100° C. for about one hour.
Claim 4
Dependent Claim
32 words
The process of claim 2 wherein said thin phosphorus region is formed over the full surface of said wafer, and is thereafter removed from said opposite surface of said wafer by etching.
Claim 5
Dependent Claim
68 words
The process of claim 2 wherein said one surface of said wafer is masked with an etch-resistant mask after formation of said phosphorus region, and wherein said phosphorus region in the unmasked surface regions of said wafer is removed by etching, and wherein gold is thereafter plated over the full surface of said wafer, and wherein said mask is thereafter removed, and gold is sintered into said wafer.
Claim 6
Dependent Claim
32 words
The process of claim 1 wherein said thin phosphorus region is formed over the full surface of said wafer, and is thereafter removed from said surface opposite said one surface by etching.
Claim 7
Dependent Claim
33 words
The process of claim 5 wherein gold is plated onto said opposite surface of said wafer and is sintered into said wafer at a temperature of about 900° C. for about fifteen minutes.
Claim 8
Dependent Claim
35 words
The process of claim 1 wherein gold is plated onto said opposite surface of said wafer and is sintered into said wafer at a temperature of about 900 ± 30° C. for about 5-30 minutes.
References Cited (Backward Citations)
US3184347A
Cited
US3244566A
Cited
US3356543A
Cited
US3486950A
Cited
US3645808A
Cited
US3625781A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1982-02-19 | 1982-08-21 | 1983-02-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1986-02-19 | 1986-08-21 | 1987-02-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1990-02-19 | 1990-08-21 | 1991-02-20 | $7700.00 | Window Closed / Lapsed |