Key assigner for use in electronic musical instrument

Claim 2

A key assigner for use in an electronic musical instrument, comprising first means for generating first time division multiplexed information representing depressed keys, and second means for converting said first time division multiplexed information into second time division multiplexed information at a time division rate which is slower than that at which said first time division multiplexed information is generated.

Claim 3

A key assigner according to claim 1, wherein said second means comprises a strobe circuit for producing strobe pulses one per one time slot of said slower time division rate and only at the time of a time slot of the faster time division rate corresponding to said one time slot of said slower time division rate, and a latch circuit connected to receive the respective outputs of said strobe circuit and of said first means and being operative upon receipt of said strobe pulses to store and hold said first time division multiplexed information.

Claim 4

A key assigner for use in an electronic musical instrument, comprising means for successively scanning all key switches of the musical instrument thereby producing key data which consists of a pulse existence at an assigned time slot and represents ON-OFF states of the respective key switches, means operated synchronously with said scanning operation for producing sequentially changing key codes corresponding to the respective key switches, key code memory means responsive to said key data for storing the key codes corresponding to the key switches which are turned ON in corresponding ones of channels equal in number to a maximum number of tones to be reproduced simultaneously, means for sequentially reading out the key codes of the respective channels from said key code memory means in time-sharing and in synchronism with said scanning operation, means for generating low rate sampling pulses which are synchronous in a spaced time relation with respective channel periods of a high time-sharing rate corresponding to said scanning, and means for successively storing and holding key codes of the channels which are read out of said key code memory means when said sampling pulses are applied.

Claim 5

A key assigner for use in an electronic musical instrument, comprising means for successively scanning all key switches of the musical instrument thereby producing key data which consists of a pulse existence at an assigned time slot and represents ON-OFF states of the respective key switches, means operated synchronously with said scanning operation for producing sequentially changing key codes corresponding to the respective key switches, key code memory means responsive to said key data for storing the key codes corresponding to the key switches which are turned ON in corresponding ones of channels equal in number to a maximum number of tones to be reproduced simultaneously, means for sequentially reading out the key codes of the respective channels from said key code memory means in time-sharing and in synchronism with said scanning operation, means for generating low rate sampling pulses which are synchronous in a spaced time relation with respective channel periods of a high time-sharing rate corresponding to said scanning, and means for successively storing and holding key codes of the channels which are read out of said key code memory means when said sampling pulses are applied.

Claim 6

A key assigner for use in an electronic musical instrument, comprising means for successively scanning all key switches of the musical instrument thereby producing key data which consists of a pulse existence at an assigned time slot and represents ON-OFF states of the respective key switches, means operated synchronously with said scanning operation for producing sequentially changing key codes corresponding to the respective key switches, key code memory means responsive to said key data for storing the key codes corresponding to the key switches which are turned ON in corresponding ones of channels equal in number to a maximum number of tones to be reproduced simultaneously, means for sequentially reading out the key codes of the respective channels from said key code memory means in time-sharing and in synchronism with said scanning operation, means for generating low rate sampling pulses which are synchronous in a spaced time relation with respective channel periods of a high time-sharing rate corresponding to said scanning, means for successively storing and holding key codes of the channels which are read out of said key code memory means when said sampling pulses are applied and means for decoding the key codes stored and held in said last mentioned means for producing key gate control signals.

Claim 7

A key assigner for use in an electronic musical instrument, comprising means for successively scanning all key switches of the musical instrument thereby producing key data which consists of a pulse existence at an assigned time slot and represents ON-OFF states of the respective key switches, means operated synchronously with said scanning operation for producing sequentially changing key codes corresponding to the respective key switches, key code memory means responsive to said key data for storing the key codes corresponding to the key switches which are turned ON in corresponding ones of channels equal in number to a maximum number of tones to be reproduced simultaneously, means for sequentially reading out the key codes of the respective channels from said key code memory means in time-sharing and in synchronism with said scanning operation, means for generating low rate sampling pulses which are synchronous in a spaced time relation with respective channel periods of a high time-sharing rate corresponding to said scanning, means for successively storing and holding key codes of the channels which are read out of said key code memory means when said sampling pulses are applied and means for decoding the key codes stored and held in said last mentioned means for producing key gate control signals.

Claim 8

The key assigner according to claim 4 which further comprises memory means for storing a signal representing the depression of a key in a channel associated with the depressed key in accordance with the memory of said key code, and means for delaying for a predetermined time the signal from said memory means thus producing an envelope gate signal.

Claim 9

The key assigner according to claim 4 wherein said means for generating low rate sampling pulses comprises a strobe circuit including means for producing by each channel a high channel synchronizing clock pulse having a pulse width of one high channel period in a time slot corresponding to the channel in one key time, means for producing by each channel a low channel synchronizing clock pulse having a pulse width of one low channel period obtained by dividing one low key period by the number of the channels in a time slot corresponding to the channel in said one low key period which is much longer than said one high key period, a plurality of AND gate circuits corresponding in number to the maximum number of tones to be reproduced simultaneously and each corresponding to one of the respective channels, means to apply a claim signal to the first inputs of said AND gate circuits, means to apply low channel synchronizing clock pulses to the second inputs of said AND gate circuits by each channel, means to apply high channel synchronizing clock pulses to the third inputs of said AND gate circuits by each channel, and an OR gate circits having a plurality of inputs respectively connected to the outputs of said AND gate circuits.

Claim 10

The key assigner according to claim 4 which further comprises memory means for storing a claim signal representing depression of the key in a channel associated with the depressed key in accordance with the stored contents of said key code, a latch circuit for sampling the claim signal which is sent from said memory in time-sharing for the respective channels in accordance with high channel synchronizing clock pulses, said latch circuit storing said sampled claim signal for parallely producing a plurality of claim signals for the respective channels; and a plurality of AND gate circuits of the same number as that of said channels, means to apply said claim signals to one inputs of said AND gate circuits respectively from said latch circuit, and means for applying to the other inputs of said AND gate circuits a plurality of low channel synchronizing clock pulses respectively whereby said AND gate circuits produce a plurality of channel gate control signals for respective channels.

Claim 11

The key assigner according to claim 7 which further comprises second memory means for storing a release signal representing release of the key in a channel associated with the released key in accordance with the stored contents of said key code, a second latch circuit for sampling the release signal which is sent from said second memory in time-sharing for the respective channels in accordance with high channel synchronizing clock pulses, a plurality of delay circuits connected to delay be a predetermined time said claim signals and a plurality of second AND gate circuits, means for applying to the first inputs of said second AND gate circuits said release signals provided from said second latch circuit, means for applying to the second inputs of said second AND gate circuits inverted release signals, and means for applying to the third inputs of said second AND gate circuits the output provided from said delay circuits respectively, whereby said second AND gate circuits produce envelope gate control signals for the respective channels.