US4129936A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for manufacturing monolithic semiconductor mask programmable ROM's
Assignee: Individual
•
Filing: 1977-09-08
•
Granted: 1978-12-19
•
Expires: 1997-09-08
Abstract
Abstract A method for manufacturing ROM's composed of a plurality of matrix-arranged IGFET's comprises a process for manufacturing a semiconductor device with no information yet written therein and a process for completing the ROM by writing predetermined information or memory in the no-information semiconductor device according to orders from users. The no-information semiconductor device may be produced by first forming a plurality of relatively thick rectangular oxide layers with a predetermined length, for separating the IGFET's, in parallel with one another on a substrate, then covering the whole surface of the substrate with a gate oxide layer and forming on such gate oxide layer a plurality of selective lines composed of polycrystalline silicon extending in parallel with one another across the separating oxide layers, removing the gate oxide film in regions surrounded by the selective lines and the separating oxide layers, and finally diffusing an impurity in the substrate by the thermal diffusion method to form a plurality of strip-shaped source regions and square drain regions. In storing memory in such no-information semiconductor device to complete the ROM, the whole surface of the semiconductor device, except specified gate regions between the source and drain regions corresponding to specified IGFET's, is covered with a photo-resist film, and the substrate is implanted with an impurity with the same type of conductivity as that of such substrate through the gate and gate oxide layer by the ion implantation method. Thereafter, the photo-resist film is removed, an oxide layer is grown over the surface by the low-temperature growth method, contact holes are bored through the oxide layer on the drain regions, and data lines composed of a plurality of parallel aluminum films substantially at regular intervals are formed on such oxide layer, the data lines passing over the contact holes across the selective lines. Portions of the substrate under the gates of specified IGFET's have a higher impurity concentration as compared with portions under the gates of other IGFET's, and the threshold voltage at the gates of such specified IFGET's is higher than that of other IGFET's.
Inventors
- 👤 Sakae Takei
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 21:49
CPC Classifications
H; H10; H10B; H10B20/00; G; G11; G11C; G11C17/00; G11C17/08; G11C17/10; G11C17/12; G11C17/14
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
301 words
A method for manufacturing a monolithic semiconductor mask programmable ROM composed of a plurality of matrix-arranged IGFET's, comprising: (a) a process for manufacturing a semiconductor device with no information yet written therein, including steps of (i) forming a plurality of relatively thick rectangular oxide layers for separating said IGFET's from one another at intervals on a substrate, (ii) forming a relatively thin gate oxide layer all over said substrate and further forming a number of selective lines to be supplied with input signals, said selective lines being arranged across said relatively thick separating oxide layers at intervals on said gate oxide layer, and (iii) forming a number of source and drain regions by removing said relatively thin gate oxide film in regions surrounded by said selective lines and said relatively thick separating oxide layers and diffusing an impurity with conductivity opposite to that of said substrate; and (b) a process for completing said ROM by writing information in said semiconductor device, including steps of (iv) applying an impurity to portions of said substrate under gate regions between the source regions and their corresponding drain regions forming specified IGFET's selected from a number of IGFET's to form said semiconductor device according to an order from user through the gate oxide layer and the selective lines on said portions of the substrate, thereby changing the impurity concentration of said portions of the substrate with respect to that inherent in said substrate, and (v) covering the whole surface of said semiconductor device with an oxide layer, boring contact holes through said oxide layer on said drain regions, and forming a number of data lines to produce a plurality of data, said data lines passing over said contact holes at intervals across said selective lines and connected to said drain regions through said contact holes.
Claim 2
Independent Claim
301 words
A method for manufacturing a monolithic semiconductor mask programmable ROM composed of a plurality of matrix-arranged IGFET's, comprising: (a) a process for manufacturing a semiconductor device with no information yet written therein, including steps of (i) forming a plurality of relatively thick rectangular oxide layers for separating said IGFET's from one another at intervals on a substrate, (ii) forming a relatively thin gate oxide layer all over said substrate and further forming a number of selective lines to be supplied with input signals, said selective lines being arranged across said relatively thick separating oxide layers at intervals on said gate oxide layer, and (iii) forming a number of source and drain regions by removing said relatively thin gate oxide film in regions surrounded by said selective lines and said relatively thick separating oxide layers and diffusing an impurity with conductivity opposite to that of said substrate; and (b) a process for completing said ROM by writing information in said semiconductor device, including steps of (iv) applying an impurity to portions of said substrate under gate regions between the source regions and their corresponding drain regions forming specified IGFET's selected from a number of IGFET's to form said semiconductor device according to an order from user through the gate oxide layer and the selective lines on said portions of the substrate, thereby changing the impurity concentration of said portions of the substrate with respect to that inherent in said substrate, and (v) covering the whole surface of said semiconductor device with an oxide layer, boring contact holes through said oxide layer on said drain regions, and forming a number of data lines to produce a plurality of data, said data lines passing over said contact holes at intervals across said selective lines and connected to said drain regions through said contact holes.
Claim 3
Dependent Claim
33 words
A method for manufacturing a monolithic semiconductor mask programmable ROM according to claim 1, wherein the impurity used in the impurity applying steps has the same conductivity type as that of the substrate.
Claim 4
Dependent Claim
100 words
A method for manufacturing a monolithic semiconductor mask programmable ROM according to claim 1, wherein said steps of applying the impurity and changing the impurity concentration of said portions of the substrate under said gate regions forming said specified IGFET's according to the order from user includes covering the surface of said semiconductor device except said specified gate regions with a photo-resist film and then implanting the substrate with an impurity with the same type of conductivity as that of said substrate through the selective lines and gate oxide layer in said specified gate regions by the ion implantation method.
Claim 5
Dependent Claim
87 words
A method for manufacturing a monolithic semiconductor mask programmable ROM according to claim 1, wherein said steps of applying the impurity and changing the impurity concentration of said portions of the substrate under said gate regions forming said specified IGFET's according to the order from user includes covering the surface of said semiconductor device except said specified gate regions with a silicon nitride film and then diffusing an impurity through the selective lines and gate oxide layer in said specified gate regions by the thermal diffusion method.
Claim 6
Independent Claim
313 words
A method for manufacturing a monolithic semiconductor mask programmable ROM composed of a plurality of matrix-arranged IGFET's, comprising: (a) a process for manufacturing a semiconductor device with no information yet written therein, including steps of (i) forming a plurality of relatively thick rectangular oxide layer for separating said IGFET's from one another at intervals on a substrate, (ii) forming a relatively thin gate oxide layer all over said substrate and further forming a number of selective lines to be supplied with input signals, said selective lines being arranged across said relatively thick separating oxide layer at intervals on said gate oxide layer, (iii) forming a number of source and drain regions by removing said relatively thin gate oxide layer in regions surrounded by said selective lines and said relatively thick separating oxide layer and diffusing an impurity with conductivity opposite to that of said substrate, and (iv) covering the surface of said substrate, with said source and drain regions formed thereon, with an oxide layer and boring contact holes through said oxide layer; and (b) a process for completing said ROM by writing information in said semiconductor device, including steps of (v) applying an impurity to portions of said substrate under gate regions between the source regions and their corresponding drain regions forming specified IGFET's selected from a number of IGFET's to form said semiconductor device according to an order from user through the gate oxide layer, the selective lines, and the oxide layer formed in the preceding step over said portions of the substrate, thereby changing the impurity concentration of said portions of the substrate with respect to that inherent in said substrate, and (vi) process for forming a number of data lines to produce a plurality of data, said data lines passing over said contact holes at intervals across said selective lines and connceted to said drains through said contact holes.
Claim 7
Independent Claim
313 words
A method for manufacturing a monolithic semiconductor mask programmable ROM composed of a plurality of matrix-arranged IGFET's, comprising: (a) a process for manufacturing a semiconductor device with no information yet written therein, including steps of (i) forming a plurality of relatively thick rectangular oxide layer for separating said IGFET's from one another at intervals on a substrate, (ii) forming a relatively thin gate oxide layer all over said substrate and further forming a number of selective lines to be supplied with input signals, said selective lines being arranged across said relatively thick separating oxide layer at intervals on said gate oxide layer, (iii) forming a number of source and drain regions by removing said relatively thin gate oxide layer in regions surrounded by said selective lines and said relatively thick separating oxide layer and diffusing an impurity with conductivity opposite to that of said substrate, and (iv) covering the surface of said substrate, with said source and drain regions formed thereon, with an oxide layer and boring contact holes through said oxide layer; and (b) a process for completing said ROM by writing information in said semiconductor device, including steps of (v) applying an impurity to portions of said substrate under gate regions between the source regions and their corresponding drain regions forming specified IGFET's selected from a number of IGFET's to form said semiconductor device according to an order from user through the gate oxide layer, the selective lines, and the oxide layer formed in the preceding step over said portions of the substrate, thereby changing the impurity concentration of said portions of the substrate with respect to that inherent in said substrate, and (vi) process for forming a number of data lines to produce a plurality of data, said data lines passing over said contact holes at intervals across said selective lines and connceted to said drains through said contact holes.
Claim 8
Dependent Claim
33 words
A method for manufacturing a monolithic semiconductor mask programmable ROM according to claim 5, wherein the impurity used in the impurity applying steps has the same conductivity type as that of the substrate.
Claim 9
Dependent Claim
100 words
A method for manufacturing a monolithic semiconductor mask programmable ROM according to claim 5, wherein said steps of applying the impurity and changing the impurity concentration of said portions of the substrate under said gate regions forming said specified IGFET's according to the order from user includes covering the surface of said semiconductor device except said specified gate regions with a photo-resist film and then implanting the substrate with an impurity with the same type of conductivity as that of said substrate through the selective lines and gate oxide layer in said specified gate regions by the ion implantation method.
Claim 10
Dependent Claim
87 words
A method for manufacturing a monolithic semiconductor mask programmable ROM according to claim 5, wherein said steps of applying the impurity and changing the impurity concentration of said portions of the substrate under said gate regions forming said specified IGFET's according to the order from user includes covering the surface of said semiconductor device except said specified gate regions with a silicon nitride film and then diffusing an impurity through the selective lines and gate oxide layer in said specified gate regions by the thermal diffusion method.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1981-12-18 | 1982-06-19 | 1982-12-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1985-12-18 | 1986-06-19 | 1986-12-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1989-12-18 | 1990-06-19 | 1990-12-19 | $7700.00 | Window Closed / Lapsed |