Patent US3691281A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4128892A Expired / Lapsed US ⏱️ 0.0 years remaining

Pulse width measurement circuitry

Assignee: Fairchild Semiconductor Corp
•
Filing: 1977-09-07
•
Granted: 1978-12-05
•
Expires: 1997-09-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An external pulse width measuring circuit for use in a microprocessor system counts and stores the number of clock signals occurring in either a positive or negative going pulse. Short pulses may be measured to a 1 micro-second accuracy and the circuitry is capable of measuring very long pulses by the use of a counting prescaler and the ability of the timer to continue counting the prescaled pulses after reaching its full normal capacity.

Inventors

  • 👤 Suresh L. Vasa

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 03:20
CPC Classifications
G; G01; G01R; G01R29/00; G01R29/02

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 266 words
External pulse width measuring circuitry for use in a microprocessor system including a microprocessor unit, a data bus for transferring data between said microprocessor and said measuring circuitry, a control bus for transmitting control signals and system clock signals to said measuring circuitry, an interrupt control circuit for receiving interrupt signals generated external of said microprocessor unit, and a counter circuit, said pulse width measuring circuitry comprising: a control register coupled to the data bus and the control bus for receiving external pulse measurement instruction data from the microprocessor; prescaler and timer control circuitry coupled to said control register and said control bus for generating from said instruction data, the control signals, and the system clock signals, a plurality of output signals for controlling the operation of the pulse width measuring circuitry; a prescaler coupled to said control circuitry and said control bus for generating counting pulses from said system clock signals and at a frequency controlled by said control circuitry, the generation of said counting pulses being enabled or inhibited by said control circuitry output signals representing the leading edge and end-of-pulse transitions, respectively, of said external pulse; and timing circuitry coupled to said prescaler, said control circuitry, said data bus, said control bus, and to the microprocessor interrupt control circuit for counting said counting pulses, storing said count, transferring said count to said data bus upon receipt of a particular first output signal from said control circuitry, and for producing and transmitting to said microprocessor interrupt control circuit an external interrupt request signal upon the occurrence of an end-of-pulse transition of said external pulse.
Claim 2
Dependent Claim 266 words
External pulse width measuring circuitry for use in a microprocessor system including a microprocessor unit, a data bus for transferring data between said microprocessor and said measuring circuitry, a control bus for transmitting control signals and system clock signals to said measuring circuitry, an interrupt control circuit for receiving interrupt signals generated external of said microprocessor unit, and a counter circuit, said pulse width measuring circuitry comprising: a control register coupled to the data bus and the control bus for receiving external pulse measurement instruction data from the microprocessor; prescaler and timer control circuitry coupled to said control register and said control bus for generating from said instruction data, the control signals, and the system clock signals, a plurality of output signals for controlling the operation of the pulse width measuring circuitry; a prescaler coupled to said control circuitry and said control bus for generating counting pulses from said system clock signals and at a frequency controlled by said control circuitry, the generation of said counting pulses being enabled or inhibited by said control circuitry output signals representing the leading edge and end-of-pulse transitions, respectively, of said external pulse; and timing circuitry coupled to said prescaler, said control circuitry, said data bus, said control bus, and to the microprocessor interrupt control circuit for counting said counting pulses, storing said count, transferring said count to said data bus upon receipt of a particular first output signal from said control circuitry, and for producing and transmitting to said microprocessor interrupt control circuit an external interrupt request signal upon the occurrence of an end-of-pulse transition of said external pulse.
Claim 3
Dependent Claim 47 words
The external pulse width measuring circuitry claimed in claim 1 wherein the pulse counting circuitry of said timer circuitry generates a timer interrupt signal after counting to its full capacity and upon restarting, and wherein said timer interrupt signal is transmitted to increment the microprocessor counter circuit.
Claim 4
Dependent Claim 42 words
The external pulse width measuring circuitry claimed in claim 2 wherein the pulse width of an external pulse is determined by said microprocessor by summing the pulse count transferred by said timing circuitry with the count registered by the microprocessor counter circuit.
Claim 5
Dependent Claim 53 words
The external pulse width measuring circuitry claimed in claim 2 wherein said pulse counting circuitry of said timer includes means for preloading a count predetermined by said microprocessor and applied to said pulse counting circuitry through said data bus on the occurrence of a particular second output signal generated by said control circuitry.
Claim 6
Dependent Claim 63 words
The external pulse width measuring circuitry claimed in claim 2 wherein said pulse counting circuitry of said timer is a binary counter incremented by the occurrence of each counting pulse generated by said prescaler whereby, upon occurrence of a signal representing an end-of-pulse transition of the external pulse, said prescaler counting pulses will terminate to stop the incrementing of said timer pulse counter.
Claim 7
Dependent Claim 33 words
The external pulse width measuring circuitry claimed in claim 2 wherein said prescaler and timer control circuitry includes circuitry for enabling said prescaler upon a negative going leading edge of said external pulse.
Claim 8
Dependent Claim 33 words
The external pulse width measuring circuitry claimed in claim 2 wherein said prescaler and timer control circuitry includes circuitry for enabling said prescaler upon a positive going leading edge of said external pulse.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-12-04 1982-06-05 1982-12-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-12-04 1986-06-05 1986-12-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-12-04 1990-06-05 1990-12-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag