← Back to Patent Explorer
US4119957A Expired / Lapsed US ⏱️ 0.0 years remaining

Digital display for cooking time and power of electric cooking device

Assignee: Toshiba Corp
•
Filing: 1976-12-09
•
Granted: 1978-10-10
•
Expires: 1996-12-09
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A digital display apparatus for indicating a cooking time and power of an electric cooking device by means of common digital indicators, wherein a first group of AND gates is connected between a first shift register for storing a cooking time data and digital indicators, and a second group of AND gates is connected between a second shift register for storing a power level setting data and digital indicators. Depression of a function key for use in a cooking time data setting enables the first group of AND gates and disables the second group of AND gates to cause the common digital indicators to indicate the cooking time data stored in the first shift register, and depression of a function key for use in power level data setting enables the second group of AND gates and disables the first group of AND gates to cause the common digital indicators to indicate power level setting data stored in the second shift register.

Inventors

  • 👤 Masayuki Sasaki
  • 👤 Motokazu Tamano

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 10:43
CPC Classifications
G; G09; G09G; G09G3/00; G09G3/04; F; F24; F24C; F24C7/00; F24C7/08; F24C7/087

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 295 words
A digital display apparatus for indicating a cooking time and power level of an electric cooking device comprising a first shift circulating register means having a plurality of digit stages for storing a cooking time data; a second shift register means having only four bit elements for storing a data for setting a power level of the electric cooking device; data entry means including digit keys, a timer key and a power level key for entering a cooking time data into the first shift register means in response to the depression of the timer key and subsequently selected digit keys and for entering a power level setting data into the second shift register means in response to the depression of the power level key and a subsequently selected digit key; a four-bit latch circuit; a time-division digital display means coupled to four bit outputs of the latch circuit; a first group of four gates coupled between four bit outputs of a predetermined digit stage of the first shift register means and four bit inputs of the latch circuit; a second group of four gates coupled between four bit outputs of the second shift register means and the four bit inputs of the latch circuit; and means for enabling the first group of gates and disabling the second group of gates in response to the depression of the timer key to cause the time-division digital display means to indicate the cooking time data stored in the first shift register means and for enabling the second group of gates and disabling the first group of gates in response to the depression of the power level key to cause the time-division digital display means to indicate the power level setting data stored in the second shift register means.
Claim 2
Dependent Claim 295 words
A digital display apparatus for indicating a cooking time and power level of an electric cooking device comprising a first shift circulating register means having a plurality of digit stages for storing a cooking time data; a second shift register means having only four bit elements for storing a data for setting a power level of the electric cooking device; data entry means including digit keys, a timer key and a power level key for entering a cooking time data into the first shift register means in response to the depression of the timer key and subsequently selected digit keys and for entering a power level setting data into the second shift register means in response to the depression of the power level key and a subsequently selected digit key; a four-bit latch circuit; a time-division digital display means coupled to four bit outputs of the latch circuit; a first group of four gates coupled between four bit outputs of a predetermined digit stage of the first shift register means and four bit inputs of the latch circuit; a second group of four gates coupled between four bit outputs of the second shift register means and the four bit inputs of the latch circuit; and means for enabling the first group of gates and disabling the second group of gates in response to the depression of the timer key to cause the time-division digital display means to indicate the cooking time data stored in the first shift register means and for enabling the second group of gates and disabling the first group of gates in response to the depression of the power level key to cause the time-division digital display means to indicate the power level setting data stored in the second shift register means.

References Cited (Backward Citations)

US3886539A Cited
US3974472A Cited
US4001536A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-10-09 1982-04-10 1982-10-10 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-10-09 1986-04-10 1986-10-10 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-10-09 1990-04-10 1990-10-10 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag