← Back to Patent Explorer
US4117272A Expired / Lapsed US ⏱️ 0.0 years remaining

Start circuit for telephone answering device

Assignee: Pioneer Corp
•
Filing: 1977-04-29
•
Granted: 1978-09-26
•
Expires: 1997-04-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A start circuit for a telephone answering device for distinguishing between a standard 16 Hz bell signal with a repeating one second on -- two second off pattern, and extraneous dial signals having ten pulses or less. The number of sequential input pulses are accumulated in a first binary counter BC 1 whose "4" and "8" stages are coupled to a NAND gate G 4 , and the number of successive input bursts each containing at least 12 pulses are accumulated in a second binary counter BC 2 in response to the NAND gate output. A final, bell signal recognition output is produced when the second counter registers a predetermined count. The first counter is reset approximately 0.3 second after the termination of a first input burst in preparation for a possible second burst, while the second counter holds its count for approximately 5 seconds. The NAND gate output also disables the first counter after a count of 12 is reached.

Inventors

  • 👤 Shizuo Ando

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 15:50
CPC Classifications
H; H04; H04M; H04M1/00; H04M1/64; H04M1/65; H04M1/654

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 154 words
A start circuit for a telephone answering device or the like for distinguishing between a bell signal having a repeating burst pattern with a blank time between bursts and more than a predetermined number of cycles in each burst, and noise signal bursts, such as dial signals, having a variable number of cycles in each burst less than the predetermined number, comprising: (a) means for generating pulses in response to input signal bursts, (b) a first counter for registering the number of cycles in each input signal burst, (c) means connecting said pulses generated by said generating means to said first counter, (d) means for resetting the first counter after the termination of each input signal burst, (e) a second counter for registering the number of times the first counter reaches said predetermined number, and (f) means for producing a bell signal recognition signal in response to the second counter reaching a predetermined count.
Claim 2
Dependent Claim 154 words
A start circuit for a telephone answering device or the like for distinguishing between a bell signal having a repeating burst pattern with a blank time between bursts and more than a predetermined number of cycles in each burst, and noise signal bursts, such as dial signals, having a variable number of cycles in each burst less than the predetermined number, comprising: (a) means for generating pulses in response to input signal bursts, (b) a first counter for registering the number of cycles in each input signal burst, (c) means connecting said pulses generated by said generating means to said first counter, (d) means for resetting the first counter after the termination of each input signal burst, (e) a second counter for registering the number of times the first counter reaches said predetermined number, and (f) means for producing a bell signal recognition signal in response to the second counter reaching a predetermined count.
Claim 3
Dependent Claim 43 words
A start circuit as defined in claim 1, further comprising first logic gate means having its inputs connected to selected stages of the first counter corresponding to said predetermined number, and having its output connected to a count terminal of the second counter.
Claim 4
Dependent Claim 65 words
A start circuit as defined in claim 1, wherein said blank time between bell signal bursts is a predetermined time, and further comprising means for resetting the second counter after the expiration of a time delay greater than said predetermined time after the termination of each input signal burst, and means for disabling said second counter resetting means in response to each input signal burst.
Claim 5
Dependent Claim 65 words
A start circuit as defined in claim 2, wherein the blank time between bell signal bursts is a predetermined time, and further comprising means for resetting the second counter after the expiration of a time delay greater than said predetermined time after the termination of each input signal burst, and means for disabling said second counter resetting means in response to each input signal burst.
Claim 6
Dependent Claim 68 words
A start circuit as defined in claim 2, wherein said connecting means comprises a second logic gate means for supplying said pulses to a count terminal of said first counter, and wherein said start circuit further comprises means connecting the output of said first logic gate means to an input of said second logic gate means to disable the latter when said first counter reaches said predetermined number.
Claim 7
Dependent Claim 68 words
A start circuit as defined in claim 4, wherein said connecting means comprises a second logic gate means for supplying said pulses to a count terminal of said first counter, and wherein said start circuit further comprises means connecting the output of said first logic gate means to an input of said second logic gate means to disable the latter when said first counter reaches said predetermined number.

References Cited (Backward Citations)

US3702904A Cited
US3783193A Cited
US3876836A Cited
US4049916A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-09-25 1982-03-27 1982-09-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-09-25 1986-03-27 1986-09-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-09-25 1990-03-27 1990-09-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag