← Back to Patent Explorer
US4115662A Expired / Lapsed US ⏱️ 0.0 years remaining

One way data transmission system

Assignee: Telediffusion de France ets Public de Diffusion
•
Filing: 1977-09-06
•
Granted: 1978-09-19
•
Expires: 1997-09-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract There is provided a one-way data transmission system wherein a transmitter station transmits in the form of data packs data from a plurality of channels, the said packs being time multiplexed. One channel amongst the plurality of channels is allotted to transmitting date information. In the receiver equipments, the dead memory stores not only the channel code, but also a subscription period information which permits to validate the channel code depending on the date information received from the date channel. Automatic dead-memory distributors are provided which receive data from a control channel transmitted by the system, like other channels. The system is compatible with television systems.

Inventors

  • 👤 Yves Maurice Guinet
  • 👤 Yves Maurice Noirel

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 23:12
CPC Classifications
H; H04; H04J; H04J3/00; H04J3/24; H04N; H04N7/00; H04N7/025; H04N7/03; H04N7/08; H04N7/087; H04N7/088; H04N7/0888

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 296 words
A one-way data transmission system for use in a communication system wherein a transmitter station is connected to transmit data packs of information at a system data bit rate and over a plurality of channels, with transmission on a time multiplex basis, each data pack, comprising a prefix signal containing a synchronization signal, channel identification signal, and a format signal which indicates the length of the data sequence which follows the prefix within the data pack, said data transmission system comprising: a transmitter station containing a plurality of coupler means, there being one coupler for each of said channels, each coupler including an input circuit means, data memory means, and counter means, means for coupling an output of each channel to the input circuit means of its associated coupler means, means for coupling the output of each input circuit means to the input of an associated one said data memory means, multiplex circuit means, common control means associated with a plurality of said coupler means, means for coupling the output of each data memory means to said multiplex circuit means under the control of said common control means, said counter means being loadable with data at a predetermined count rate, means responsive to either a full data memory means or the counter in a coupler means reaching a predetermined count for applying an inhibit order signal to an input circuit means in the same coupler means, said full data memory condition being signalled responsive to information contained in said full data memory condition for connecting said data memory means to said multiplex circuit means when it next becomes idle, the data in said data memory means being then transferred to said multiplex circuit means, and means for thereafter resetting said counter and removing said inhibit order.
Claim 2
Dependent Claim 296 words
A one-way data transmission system for use in a communication system wherein a transmitter station is connected to transmit data packs of information at a system data bit rate and over a plurality of channels, with transmission on a time multiplex basis, each data pack, comprising a prefix signal containing a synchronization signal, channel identification signal, and a format signal which indicates the length of the data sequence which follows the prefix within the data pack, said data transmission system comprising: a transmitter station containing a plurality of coupler means, there being one coupler for each of said channels, each coupler including an input circuit means, data memory means, and counter means, means for coupling an output of each channel to the input circuit means of its associated coupler means, means for coupling the output of each input circuit means to the input of an associated one said data memory means, multiplex circuit means, common control means associated with a plurality of said coupler means, means for coupling the output of each data memory means to said multiplex circuit means under the control of said common control means, said counter means being loadable with data at a predetermined count rate, means responsive to either a full data memory means or the counter in a coupler means reaching a predetermined count for applying an inhibit order signal to an input circuit means in the same coupler means, said full data memory condition being signalled responsive to information contained in said full data memory condition for connecting said data memory means to said multiplex circuit means when it next becomes idle, the data in said data memory means being then transferred to said multiplex circuit means, and means for thereafter resetting said counter and removing said inhibit order.
Claim 3
Dependent Claim 124 words
The data transmission circuit of claim 1 and a receive station buffer storage means, means in said receiver responsive to the receipt of said prefix for validating said prefix and then sending said data into said buffer storage means, a format signal register means for storing the prefix format signal of each data pack as it is received, second counter means driven by a predetermined clock signal at the data bit rate used by the system, means responsive to said counter reading a predetermined maximum count for transferring the data stored in said buffer memory to an output circuit means, said maximum count being determined responsive to the stored format signal, and means for thereafter resetting said format signal register and said second counter.

References Cited (Backward Citations)

US2977434A Cited
US3736368A Cited
US3736369A Cited
US3890461A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-09-18 1982-03-20 1982-09-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-09-18 1986-03-20 1986-09-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-09-18 1990-03-20 1990-09-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag