← Back to Patent Explorer
US4110753A Expired / Lapsed US ⏱️ 0.0 years remaining

Device for processing signals from a coherent pulse radar

Assignee: Thales SA
•
Filing: 1977-01-31
•
Granted: 1978-08-29
•
Expires: 1997-01-31
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A device for processing radar signals which enable precise Doppler information to be obtained. The signals, demodulated in cartesian coordinate X and Y and then coded are converted into polar coordinate ρ and θ. Then θ is replaced by the difference θ' between two successive values of θ received during two consecutive repetitions. The couple ρ, θ' is converted into cartesian coordinate X' and Y', filtered and then reconverted into polar coordinate ρ" and θ" where ρ" represents the amplitude relative to the echo and θ" its Doppler speed.

Inventors

  • 👤 Jacques Sirven

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 20:37
CPC Classifications
G; G01; G01S; G01S7/00; G01S7/02; G01S7/28; G01S7/285; G01S7/292; G01S7/2923; G01S7/2927

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 159 words
A device for processing signals received by a coherent pulse radar, said device containing two amplitude-phase detectors for demodulating in quadrature said radar signals and for delivering respective video signals (X, Y), means for coding the said (X, Y) video signals, first means for converting (X, Y) coded signals representing cartesian coordinates into (ρ, θ) signals representing respectively the polar coordinates corresponding to the cartesian coordinates (X, Y), means for delaying and subtracting the signals (θ) received from at least two consecutive repetition periods, delivering a signal (θ'), second means for converting (ρ, θ') signals into (X', Y') signals representing the corresponding cartesian coordinates, means for filtering the said (X', Y') signals and third means for converting the filtered (X", Y") signals into (ρ", θ") signals which are the corresponding polar coordinates, for delivering the signal ρ" representing the amplitude of the echoes received by the radar and the signal θ" representing the Doppler speed of the said echoes.
Claim 2
Independent Claim 159 words
A device for processing signals received by a coherent pulse radar, said device containing two amplitude-phase detectors for demodulating in quadrature said radar signals and for delivering respective video signals (X, Y), means for coding the said (X, Y) video signals, first means for converting (X, Y) coded signals representing cartesian coordinates into (ρ, θ) signals representing respectively the polar coordinates corresponding to the cartesian coordinates (X, Y), means for delaying and subtracting the signals (θ) received from at least two consecutive repetition periods, delivering a signal (θ'), second means for converting (ρ, θ') signals into (X', Y') signals representing the corresponding cartesian coordinates, means for filtering the said (X', Y') signals and third means for converting the filtered (X", Y") signals into (ρ", θ") signals which are the corresponding polar coordinates, for delivering the signal ρ" representing the amplitude of the echoes received by the radar and the signal θ" representing the Doppler speed of the said echoes.
Claim 3
Dependent Claim 38 words
A processing device as in claim 1, further comprising a threshold detector circuit for receiving the (ρ") signals from the third conversion means and a gate for receiving the (θ") signals which is controlled by threshold detector (14).
Claim 4
Dependent Claim 23 words
A processing device as in claim 1, further comprising a linear filter circuit fitted between the coding means and the first conversion means.
Claim 5
Dependent Claim 52 words
A device as in claim 3, wherein the linear filter circuit contains two identical channels for identical filtering of the coded (X, Y) signals, each of the said channels containing a subtractor circuit receiving one of the coded signals, on the one hand directly and on the other through a delay circuit.
Claim 6
Dependent Claim 31 words
A device as in claim 3, wherein that the filter circuit contains a set of filters and switching means for picking up in succession pairs of output signals from the filters.
Claim 7
Dependent Claim 34 words
A device as in claim 2, further comprising means for standardizing modulus ρ fitted between the first and second conversion means for giving a constant false alarm rate at the output of said gate.
Claim 8
Dependent Claim 75 words
A device as in claim 6, wherein the standardizing means comprise a subtractor circuit for delivering the standardized modulus (ρ') whose inputs are connected to the outputs of two logarithmic amplifiers, one of which receives a signal (ρ 1 ) from the first conversion means while the other receives the sum of the same signal (ρ 1 ) and a signal (ρ 2 ) delivered by the conversion means after passing through a delay circuit.

References Cited (Backward Citations)

US3099794A Cited
US3869601A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-08-28 1982-02-27 1982-08-29 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-08-28 1986-02-27 1986-08-29 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-08-28 1990-02-27 1990-08-29 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag