Patent US2141734A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4106104A Expired / Lapsed US ⏱️ 0.0 years remaining

Data transferring system with priority control and common bus

Assignee: Panafacom Ltd
•
Filing: 1976-11-04
•
Granted: 1978-08-08
•
Expires: 1996-11-04
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A data transferring system having a plurality of devices using a common bus, wherein the devices send out a requesting signal to a requesting signal line for requesting a transfer of data, and in the devices a priority order is assigned to the transference of the data. The system further provides a common control unit for the plurality of devices so as to control the common bus by receiving the requesting signal on the requesting signal line and then sending an acknowledging signal for the transfer of data. Each of the plurality of devices receives the acknowledging signal so that the device which sends out the requesting signal carries out the transfer of data. At least one of the plurality of devices, except for the device having the highest priority order, has a detecting circuit for detecting the requesting signal on the requesting signal line. The device having the detecting circuit detects the requesting signal and prevents the sending out of the requesting signal from its own device and the device which is prevented from sending the requesting signal by the detecting circuit transfers the acknowledging signal to a following device. At least one of the plurality of devices, except for the device having the detecting circuit, is placed on the opposite side of the control unit with respect to the device having the detecting circuit.

Inventors

  • 👤 Atsushi Nitta
  • 👤 Hirotoshi Haida

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 14:02
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/36; G06F13/368; G06F13/37

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 241 words
A data transferring system comprised of a plurality of devices which use a common bus, each of said devices providing a requesting signal to a requesting signal line for requesting a transfer of data, and means associated with said devices for assigning a priority order to the transference of the data; and a control unit commonly provided for said plurality of devices so as to control said common bus, said control unit receiving said requesting signal on said requesting signal line and then sending an acknowledging signal for said transfer of data, each of said plurality of devices receiving said acknowledging signal so that the device which sends out said requesting signal carries out the transfer of data, at least one of said plurality of devices, except for the device having the highest priority order, including a detecting circuit for detecting said requesting signal on said requesting signal line, wherein said device providing said detecting circuit detects said requesting signal so that said device providing said detecting circuit prevents the sending out of said requesting signal from its own device and said device which is prevented from sending out said requesting signal by said detecting circuit transfers said acknowledging signal to a following device; and at least one of said plurality of said devices, except for the device having said detecting circuit, is placed on the opposite side of said control unit with respect to said device having said detecting circuit.
Claim 2
Dependent Claim 241 words
A data transferring system comprised of a plurality of devices which use a common bus, each of said devices providing a requesting signal to a requesting signal line for requesting a transfer of data, and means associated with said devices for assigning a priority order to the transference of the data; and a control unit commonly provided for said plurality of devices so as to control said common bus, said control unit receiving said requesting signal on said requesting signal line and then sending an acknowledging signal for said transfer of data, each of said plurality of devices receiving said acknowledging signal so that the device which sends out said requesting signal carries out the transfer of data, at least one of said plurality of devices, except for the device having the highest priority order, including a detecting circuit for detecting said requesting signal on said requesting signal line, wherein said device providing said detecting circuit detects said requesting signal so that said device providing said detecting circuit prevents the sending out of said requesting signal from its own device and said device which is prevented from sending out said requesting signal by said detecting circuit transfers said acknowledging signal to a following device; and at least one of said plurality of said devices, except for the device having said detecting circuit, is placed on the opposite side of said control unit with respect to said device having said detecting circuit.

References Cited (Backward Citations)

US3815099A Cited
US3813651A Cited
US3800287A Cited
US3832692A Cited
US3866181A Cited
US3911409A Cited
US3993981A Cited
US3983540A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-08-07 1982-02-06 1982-08-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-08-07 1986-02-06 1986-08-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-08-07 1990-02-06 1990-08-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag