← Back to Patent Explorer
US4101973A Expired / Lapsed US ⏱️ 0.0 years remaining

Random access memory with volatile data storage

Assignee: Digital Equipment Corp
•
Filing: 1976-10-29
•
Granted: 1978-07-18
•
Expires: 1996-10-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The invention provides a random access memory which consists of a plurality of recirculating sub-memories each having a fixed number of cells for volatile information storage and a further cell, also for volatile information storage, which is connected to the output thereof. The cells may be constructed according to LSI technique. Under the control of a circulating counter, each further cell is connected to an output of a rewrite amplifier which is connected in the recirculating loop of a sub-memory. The information of the further cell is accessible at random by a selection device and is regenerated once per cycle of the sub-memory. Thus, an advantageous compromise is obtained between the features of serially operating memories and random access memories, without an expensive additional buffer being required.

Inventors

  • 👤 Hendrik Henricus Maria Tromp

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 04:00
CPC Classifications
G; G11; G11C; G11C19/00

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 278 words
A random access memory, comprising a plurality of sub-memories, each having an input terminal, an output terminal and a plurality of cells for volatile information storage which are serially connected between said input and output terminals of each sub-memory, rewrite means connected to the output terminal of each sub-memory for recirculating and rewriting each said sub-memory output, output means coupled to each said sub-memory for receiving at least one rewritten information element per sub-memory when it appears on the output terminal of said sub-memery, selection means for producing a signal for selecting a predetermined sub-memory in order to supply an information element, from said sub-memory and through said output means, to an output of the random access memory, input means having an input which is connected to an input of the random access memory and an output which is connected to inputs of the sub-memories for storing modified information therein, clock pulse generator means for shifting the information elements serially and repeatedly through the sub-memory cells under the control of the clock pulses of the clock pulse generator means, a counter coupled to said clock pulse generator means, at least one further cell for volatile information storage coupled to the output of each sub-memory in order to receive rewritten information therefrom under the control of a counter position of the counter, said counter having a number of counting positions which at least equals the number of cells in each sub-memory, the counter passing through its counting positions under the control of the clock pulses in synchronism with the shifting of the information elements in the sub-memories, and said selection means being connectable to outputs of said further cells.
Claim 2
Dependent Claim 278 words
A random access memory, comprising a plurality of sub-memories, each having an input terminal, an output terminal and a plurality of cells for volatile information storage which are serially connected between said input and output terminals of each sub-memory, rewrite means connected to the output terminal of each sub-memory for recirculating and rewriting each said sub-memory output, output means coupled to each said sub-memory for receiving at least one rewritten information element per sub-memory when it appears on the output terminal of said sub-memery, selection means for producing a signal for selecting a predetermined sub-memory in order to supply an information element, from said sub-memory and through said output means, to an output of the random access memory, input means having an input which is connected to an input of the random access memory and an output which is connected to inputs of the sub-memories for storing modified information therein, clock pulse generator means for shifting the information elements serially and repeatedly through the sub-memory cells under the control of the clock pulses of the clock pulse generator means, a counter coupled to said clock pulse generator means, at least one further cell for volatile information storage coupled to the output of each sub-memory in order to receive rewritten information therefrom under the control of a counter position of the counter, said counter having a number of counting positions which at least equals the number of cells in each sub-memory, the counter passing through its counting positions under the control of the clock pulses in synchronism with the shifting of the information elements in the sub-memories, and said selection means being connectable to outputs of said further cells.
Claim 3
Dependent Claim 106 words
A random access memory as claimed in claim 1, further comprising a second memory, wherein said input means comprises, per sub-memory, at least one second further cell for volatile information storage, having an output which is connected, by a first switch, to an input of the relevant sub-memory, said first switch being interconnected, under the control of a counter position of said second counter which is advanced in synchronism with the shifting of the information elements, while simultaneously interrupting the recirculating coupling by the corresponding rewrite means by a second switch which is connected in series therewith in order to feed a sub-memory with modified information.
Claim 4
Dependent Claim 22 words
A random access memory as claimed in claim 2, wherein a second rewrite means is connected in series with said first switch.
Claim 5
Dependent Claim 63 words
A random access memory as claimed in claim 3, wherein said first and second further cells are embodied in a single cell per sub-memory, further comprising a third switch connected between an output of a sub-memory and an input of the associated further cell, at most one of said first and third switches being conductive simultaneously under the control of a counter position.
Claim 6
Dependent Claim 19 words
A memory as claimed in claim 2, wherein the said first and second counter are embodied a single counter.

References Cited (Backward Citations)

US3772658A Cited
US3763480A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-07-17 1982-01-16 1982-07-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-07-17 1986-01-16 1986-07-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-07-17 1990-01-16 1990-07-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag