← Back to Patent Explorer
US4099318A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor devices

Assignee: Post Office
•
Filing: 1976-11-15
•
Granted: 1978-07-11
•
Expires: 1996-11-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The invention relates to the fabrication of IMPATT diodes. The invention discloses a specific sequence of steps and enables diodes to be mass produced without technological variations.

Inventors

  • 👤 Kenneth Cooper
  • 👤 Ian Stanley Groves
  • 👤 Peter Alexander Leigh
  • 👤 Neil McIntyre
  • 👤 Sydney O'Hara
  • 👤 John Donald Speight

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 16:10
CPC Classifications
H; H10; H10P; H10P54/00; H10D; H10D8/00; H10D8/40; H10W; H10W10/00; H10W10/01

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 296 words
In a method of producing a semiconductor device in the form of an IMPATT diode, the steps of: selecting a slice of semiconductor material having an epitaxial layer on an n + substrate material; diffusing a p + layer into the epitaxial layer to form an abrupt p + -n junction; removing the uppermost 80 to 120A of the diffused p + layer by RF sputter etching under plasma conditions thereby inhibiting change in surface crystal structure; thinning the n + substrate material to a desired thickness for the device; producing a photolithographic mask on the surface of the n + substrate material; depositing by sputtering, on both the p + and n + surfaces a succession of layers of titanium, 800-1200A, platinum 1,600-2,400A, and gold, 8000-12,000A, and electroplating gold layers over these sputtered gold layers; removing the photolithographic mask to expose the surface of the n + substrate material around a series of gold pads; by high energy proton bombardment, passivating the zones of semiconductor material in depth through the slice to create zones of semi-insulating material to isolate the semiconductor material directly below the gold pads, the energy of protons being increased in stages at intervals of less than 0.11MeV up to an energy in MeV approximately equal to one-tenth of the required passivated layer thickness in μm using a proton dose at each stage of from 10 14 to 5 × 10 15 cm -2 and a rate of from 2 × 10 12 sec -1 to 5 × 10 12 sec -1 using a proton scan raster pattern ensuring uniformity of dose over the area of the device; and mounting the processed semiconductor material on to a heat sink and connecting one or more of said gold pads to a connection block.
Claim 2
Dependent Claim 296 words
In a method of producing a semiconductor device in the form of an IMPATT diode, the steps of: selecting a slice of semiconductor material having an epitaxial layer on an n + substrate material; diffusing a p + layer into the epitaxial layer to form an abrupt p + -n junction; removing the uppermost 80 to 120A of the diffused p + layer by RF sputter etching under plasma conditions thereby inhibiting change in surface crystal structure; thinning the n + substrate material to a desired thickness for the device; producing a photolithographic mask on the surface of the n + substrate material; depositing by sputtering, on both the p + and n + surfaces a succession of layers of titanium, 800-1200A, platinum 1,600-2,400A, and gold, 8000-12,000A, and electroplating gold layers over these sputtered gold layers; removing the photolithographic mask to expose the surface of the n + substrate material around a series of gold pads; by high energy proton bombardment, passivating the zones of semiconductor material in depth through the slice to create zones of semi-insulating material to isolate the semiconductor material directly below the gold pads, the energy of protons being increased in stages at intervals of less than 0.11MeV up to an energy in MeV approximately equal to one-tenth of the required passivated layer thickness in μm using a proton dose at each stage of from 10 14 to 5 × 10 15 cm -2 and a rate of from 2 × 10 12 sec -1 to 5 × 10 12 sec -1 using a proton scan raster pattern ensuring uniformity of dose over the area of the device; and mounting the processed semiconductor material on to a heat sink and connecting one or more of said gold pads to a connection block.
Claim 3
Dependent Claim 43 words
A method according to claim 1 wherein the photolithographic mask is produced in two stages so that the plated gold layer has a thickness of from 8 to 12μm and a diameter from 10 to 35% less than that of the sputtered layers.
Claim 4
Dependent Claim 35 words
A method according to claim 1 wherein the n - substrate material is thinned in a two stage process comprising abrasive lapping down to 60 to 80μm and chemical etching down to 10 to 15μm.
Claim 5
Dependent Claim 20 words
A method according to claim 1 in which the semiconductor material selected has less than 103 defects cm -3 .
Claim 6
Dependent Claim 25 words
A method according to claim 1 wherein following p + diffusion, the diffused surface is cleaned successively with organic solvents, concentrated acids and distilled water.

References Cited (Backward Citations)

US3925880A Cited
US3824133A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-07-10 1982-01-09 1982-07-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-07-10 1986-01-09 1986-07-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-07-10 1990-01-09 1990-07-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag