US4096500A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Still- or motion-picture camera or reproducing apparatus
Assignee: Agfa Gevaert AG
•
Filing: 1977-05-23
•
Granted: 1978-06-20
•
Expires: 1997-05-23
Abstract
Abstract A scene-pause counter, a scene-production counter, and a repetition counter are connected in a series. Each counter furnishes its count to an associated comparator which also receives a signal from an addressable read-only memory. Pulse trains are applied to the counters. When a comparator in the series detects coincidence, it initiates counting by the next counter. When the last comparator in the series detects coincidence it can restart the first counter. A program-selector switch causes different address signals to be applied to the memory, resulting in different operations of different durations, in different combinations and sequences. This makes possible projection or exposure of single frames or series of frames with intermediate pauses between the projection or exposure of successive frames or series of frames, as well as repetitions of such combinations of operations.
Inventors
- 👤 Peter Lermann
- 👤 Eduard Wagensonner
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 12:45
CPC Classifications
G; G03; G03B; G03B21/00; G03B21/14; G03B21/32; G03B17/00; G03B17/36; G03B19/00; G03B19/18
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
407 words
In a photographic apparatus, a circuit operative for controlling the number of times, the durations, and the sequences in which scene-pause operations, scene-production operations, scene-pause-and-production repetition operations, and the like, are performed, the circuit comprising, in combination, pulse-generating means operative for generating pulse trains; frequency-dividing means for receiving the pulse trains and producing frequency-divided pulse trains whose pulse-repetition frequency and period determine the minimum duration for each of the different operations; a series of digital counters, one for each of the different operations, each counter having a counting input connected to receive one of the frequency-divided pulse trains, each counter having a start input and a stop-and-reset input, each counter having a plurality of outputs on which to furnish digital count signals; an addressable read-only memory having a plurality of addressing-signal inputs and plural sets of desired-value-signal outputs; program-selecting means operative for causing different desired-value signals to appear on the desired-value-signal outputs of the memory by applying to the addressing-signal inputs thereof different addressing signals; a series of digital comparators, one for each counter, each comparator having a plurality of actual-value-signal inputs connected to the outputs of the associated counter, each comparator having a plurality of desired-value-signal inputs connected to a respective one of the sets of desired-value-signal outputs of the memory, each comparator having an output connected to the stop-and-reset input of the associated counter, each comparator except for the last in the series having its comparator output also connected to the start input of the next counter in the series, whereby when the desired-value and actual-value signals of any one of the comparators coincide the resultant comparator output signal stops and resets the respective counter for terminating the operation associated with that counter, and whereby the comparator output signal of any comparator except the last comparator in the series additionally causes the next counter in the series to start counting for initiating the operation associated with such counter; electromechanical activating means controllable for effecting the performance of the different operations; and a logic circuit connecting the output of the last comparator to the start input of the first counter and operative for applying signals to the start input of the first counter in dependence upon at least the signals at the output of the last comparator, and also connecting the output of at least one of the comparators to the electromechanical activating means for controlling the latter in dependence upon the signals at the former.
Claim 2
Dependent Claim
407 words
In a photographic apparatus, a circuit operative for controlling the number of times, the durations, and the sequences in which scene-pause operations, scene-production operations, scene-pause-and-production repetition operations, and the like, are performed, the circuit comprising, in combination, pulse-generating means operative for generating pulse trains; frequency-dividing means for receiving the pulse trains and producing frequency-divided pulse trains whose pulse-repetition frequency and period determine the minimum duration for each of the different operations; a series of digital counters, one for each of the different operations, each counter having a counting input connected to receive one of the frequency-divided pulse trains, each counter having a start input and a stop-and-reset input, each counter having a plurality of outputs on which to furnish digital count signals; an addressable read-only memory having a plurality of addressing-signal inputs and plural sets of desired-value-signal outputs; program-selecting means operative for causing different desired-value signals to appear on the desired-value-signal outputs of the memory by applying to the addressing-signal inputs thereof different addressing signals; a series of digital comparators, one for each counter, each comparator having a plurality of actual-value-signal inputs connected to the outputs of the associated counter, each comparator having a plurality of desired-value-signal inputs connected to a respective one of the sets of desired-value-signal outputs of the memory, each comparator having an output connected to the stop-and-reset input of the associated counter, each comparator except for the last in the series having its comparator output also connected to the start input of the next counter in the series, whereby when the desired-value and actual-value signals of any one of the comparators coincide the resultant comparator output signal stops and resets the respective counter for terminating the operation associated with that counter, and whereby the comparator output signal of any comparator except the last comparator in the series additionally causes the next counter in the series to start counting for initiating the operation associated with such counter; electromechanical activating means controllable for effecting the performance of the different operations; and a logic circuit connecting the output of the last comparator to the start input of the first counter and operative for applying signals to the start input of the first counter in dependence upon at least the signals at the output of the last comparator, and also connecting the output of at least one of the comparators to the electromechanical activating means for controlling the latter in dependence upon the signals at the former.
Claim 3
Dependent Claim
78 words
In a photographic apparatus as defined in claim 1, the first counter in the series of counters being a scene-pause counter for determining the duration of scene-pause operations, the second counter in the series of counters being a scene-production counter for determining the duration of scene-production operations, the last counter in the series of counters being a repetition counter for determining the number of times the operations controlled by the first and second counters are to be repeated.
Claim 4
Dependent Claim
54 words
In a photographic apparatus as defined in claim 2, the photographic apparatus being a motion-picture camera, the electromechanical activating means being a shutter-drive motor, the logic circuit connecting the output of the comparator associated with the second counter to the shutter-drive motor for controlling the latter in dependence upon the state of that comparator.
Claim 5
Dependent Claim
72 words
In a photographic apparatus as defined in claim 3, the frequency-dividing means comprising first frequency-dividing means operative for applying to the counting input of the second counter a frequency-divided pulse train whose pulse-repetition period corresponds to the duration of a single-frame exposure, and second frequency-dividing means operative for applying to the counting input of the first counter a frequency-divided pulse train whose pulse-repetition period establishes the minimum duration of the scene-pause operation.
Claim 6
Dependent Claim
122 words
In a photographic apparatus as defined in claim 2, the logic circuit comprising an OR-gate and an AND-gate, the output of the OR-gate being connected to the start input of the scene-pause counter, one input of the OR-gate being connected to the output of the AND-gate, the OR-gate having a further input, additionally including a release switch connected to the further input of the OR-gate, one input of the AND-gate being connected to the output of the comparator associated with the scene-production counter, the AND-gate having a further input, additionally including an inverter having an output connected to the further input of the AND-gate, the input of the inverter being connected to the output of the comparator associated with the repetition counter.
Claim 7
Dependent Claim
25 words
In a photographic apparatus as defined in claim 1, the counters, comparators and the logic circuit each comprising JK flip-flops clocked by the pulse-generating means.
Claim 8
Dependent Claim
127 words
In a photographic apparatus as defined in claim 1, the first counter in the series of counters being a scene-pause counter for determining the duration of scene-pause operations, the second counter in the series of counters being a scene-production counter for determining the duration of scene-production operations, the read-only memory having in addition to the desired-value-signal outputs an unlimited-repetition-signal output for furnishing unlimited-repetition signals in dependence upon the addressing signals, the logic circuit connecting the unlimited-repetition-signal output and also the output of the comparator associated with the scene-production counter to the start input of the scene-pause counter for automatically and repeatedly starting the scene-pause counter in dependence upon the signals at both the unlimited-repetition-signal output and at the output of the comparator associated with the scene-production counter.
Claim 9
Dependent Claim
222 words
In a photographic apparatus as defined in claim 1, the first counter in the series of counters being a scene-pause counter for determining the duration of scene-pause operations, the second counter in the series of counters being a scene-production counter for determing the duration of scene-production operations, the last counter in the series of counters being a repetition counter for determing the number of times the operations controlled by the first and second counters are to be repeated, the read-only memory having in addition to the desired-value-signal outputs an unlimited-repetition-signal output for furnishing unlimited-repetition signals in dependence upon the addressing signals, further including a release switch, the logic circuit including an OR-gate, an inverter, a first AND-gate and a second AND-gate, the output of the comparator associated with the repetition counter being connected to the input of the inverter, the first AND-gate having one input connected to the output of the inverter and a second input connected to one input of the second AND-gate and also connected to the output of the comparator associated with the scene-production counter, the outputs of both the first and second AND-gate being connected to one input of the OR-gate, the other input of the OR-gate being connected to the release switch, the output of the OR-gate being connected to the start input of the scene-pause counter.
References Cited (Backward Citations)
US3888780A
Cited
US4009959A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1981-06-19 | 1981-12-19 | 1982-06-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1985-06-19 | 1985-12-19 | 1986-06-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1989-06-19 | 1989-12-19 | 1990-06-20 | $7700.00 | Window Closed / Lapsed |