← Back to Patent Explorer
US4091297A Expired / Lapsed US ⏱️ 0.0 years remaining

Sample-and-hold circuit

Assignee: Individual
•
Filing: 1975-12-08
•
Granted: 1978-05-23
•
Expires: 1995-12-08
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A unique slope-controlled crest detector and sample-and-hold circuit for determining the peak values of a fluctuating input signal and providing a control signal indicating the time of occurrence of the peak value. This circuit successfully eliminated undesirable filtering and phase delay from the data path while incorporating adequate filtering to the slope sensing circuitry to allow good operation with poor signal-to-noise ratio on the input signal.

Inventors

  • 👤 Thomas W. Stephens

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 05:00
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/153; H03K5/1532; G; G01; G01R; G01R19/00; G01R19/04; G11; G11C; G11C27/00; G11C27/02; G11C27/024; G11C27/026

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 127 words
In a sample and hold circuit comprising an error amplifier to receive an input signal, an output amplifier, an integrating component connected to said output amplifier, said output amplifier being responsive to the output of the error amplifier, and said output amplifier supplying feedback to the input of the error amplifier, the improvement comprising: an amplifier responsive to the output of the error amplifier for supplying feedback to the input of the error amplifier to reduce the output of the error amplifier to approximately zero volts; and an isolation device connected between said error amplifier and said output amplifier for isolating the input of the output amplifier from the output of the error amplifier when the output of the error amplifier is reduced to approximately zero volts.
Claim 2
Dependent Claim 127 words
In a sample and hold circuit comprising an error amplifier to receive an input signal, an output amplifier, an integrating component connected to said output amplifier, said output amplifier being responsive to the output of the error amplifier, and said output amplifier supplying feedback to the input of the error amplifier, the improvement comprising: an amplifier responsive to the output of the error amplifier for supplying feedback to the input of the error amplifier to reduce the output of the error amplifier to approximately zero volts; and an isolation device connected between said error amplifier and said output amplifier for isolating the input of the output amplifier from the output of the error amplifier when the output of the error amplifier is reduced to approximately zero volts.
Claim 3
Dependent Claim 68 words
In the sample and hold circuit of claim 1, wherein said isolation device comprises first and second diodes coupled between the output of the error amplifier and the input of the output amplifier, said first diode being forward biased by a positive voltage of the output of the error amplifier and said second diode being forward biased by the negative voltage at the output of the error amplifier.
Claim 4
Dependent Claim 43 words
In the sample and hold circuit of claim 1, wherein the improvement additionally comprises: a second amplifier coupled to the output of the output amplifier for converting the polarity of the signal at the output of the output amplifier to a desired polarity.

References Cited (Backward Citations)

US3328705A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-05-22 1981-11-21 1982-05-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-05-22 1985-11-21 1986-05-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-05-22 1989-11-21 1990-05-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag